登录
首页 » VHDL » quartus环境下开发的三人表决器(三种不同的描述方式)maxplusII兼容...

quartus环境下开发的三人表决器(三种不同的描述方式)maxplusII兼容...

于 2022-06-27 发布 文件大小:1.17 kB
0 160
下载积分: 2 下载次数: 1

代码说明:

quartus环境下开发的三人表决器(三种不同的描述方式)maxplusII兼容

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • matlab123
    多个MATLAB设计滤波器的方法程序以及图形实现(number MATLAB filter design methods and procedures and Graphics)
    2006-12-27 23:07:56下载
    积分:1
  • cnt24_t
    这是二十四进制计数器的源程序,有需要的同学可以参照一下!(This is 24 hexadecimal counter source, needy students can refer to you!)
    2008-12-22 09:29:29下载
    积分:1
  • VGA
    verilog vga 图像处理(verilog vga)
    2013-10-15 19:00:16下载
    积分:1
  • tanchishe-QuartusII
    VGA显示FPGA实现的VHDL语言的贪吃蛇游戏设计 本设计分为6个模块主要是扫描模块 VGA现实和控制模块 游戏设计的模块 电源模块等 用QUARTUS2仿真运行(VGA display FPGA VHDL language to realize the Snake game design The design is divided into six modules mainly scanning module VGA module power module and control module reality game design, etc. Simulation run with QUARTUS2)
    2020-11-06 10:09:50下载
    积分:1
  • 用verilog写的各种实用的分频器,很好的参考例子。
    用verilog写的各种实用的分频器,很好的参考例子。-Using Verilog to write a variety of practical divider, a good reference example.
    2022-10-26 16:30:03下载
    积分:1
  • 232543
    FPGA Implementation of QFT based Controller for a Buck type DC-DC Power Converter and Comparison with Fractional and Integral Order PID Controllers
    2010-08-20 17:53:54下载
    积分:1
  • veval
    It is vhdl code for defining a finite state machine
    2009-08-07 18:06:13下载
    积分:1
  • 此设计采用Verilog HDL硬件语言设计,在掌宇开发板上实现. 将整个电路分为两个子模块,一个提供同步信号(H_SYNC和V_SYNC)及像素位置信息;...
    此设计采用Verilog HDL硬件语言设计,在掌宇开发板上实现. 将整个电路分为两个子模块,一个提供同步信号(H_SYNC和V_SYNC)及像素位置信息;另一个接收像素位置信息,并输出颜色信号。这样便于进行图形修改,同时也容易实现- This design uses Verilog the HDL hardware language design, realizes on the palm space development board Divides into two stature modules the entire electric circuit, provides the synchronized signal (H_SYNC and V_SYNC) and the picture element positional information; Another receive picture element positional information, and output color signal. Like this is advantageous for carries on the graph to revise, simultaneously is also easy to realize
    2022-04-07 13:58:38下载
    积分:1
  • DA_TLC5620
    是基于FPGA的5620的数模转换芯片底层的应用程序,希望有用。(Is a digital-analog converter chip underlying the 5620 FPGA-based applications, and I hope useful.)
    2013-12-15 10:43:21下载
    积分:1
  • vhdl classic example
    vhdl经典实例――信号灯控制,入门者必须掌握-vhdl classic example-- to control lights, beginners must master
    2022-06-02 01:52:15下载
    积分:1
  • 696518资源总数
  • 106215会员总数
  • 5今日下载