登录
首页 » VHDL » design a module from a trip data flow channeling Lane detected bitstream "1...

design a module from a trip data flow channeling Lane detected bitstream "1...

于 2022-07-06 发布 文件大小:8.68 kB
0 181
下载积分: 2 下载次数: 1

代码说明:

设计一个模块,从一个窜行数据流里检测出码流“11100”,这个模块包括reset,clk,datain及输出端pmatch-design a module from a trip data flow channeling Lane detected bitstream "11100", this module includes reset, clk, datain and output pmatch

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vhdl
    说明:  学习vhdl硬件描述语言的一些例子的原代码(VHDL hardware description language to learn some examples of the original code)
    2008-11-11 20:45:37下载
    积分:1
  • vhdl应用汇编所写的关于电梯的详细程序
    vhdl应用汇编所写的关于电梯的详细程序-Applications written in VHDL compilation of detailed procedures on the elevator
    2022-03-18 06:59:58下载
    积分:1
  • CPU
    使用QuartusII软件,利用VHDL语言设计实现CPU,其中包含时序图仿真。(Using software QuartusII, using VHDL language to design the CPU, which contains sequence diagram simulation.)
    2015-07-22 16:23:52下载
    积分:1
  • WM8731_WM8731L
    wm8731音频编解码芯片使用介绍,该手册里面对该芯片进行了详细的描述,对各个单元模块也进行了详细的阐述(the handbook of WM8721/WM8731L)
    2010-05-20 10:47:30下载
    积分:1
  • MAC_TxScheduler
    Ethernet MAC-MII interface of Transmit
    2014-02-15 00:35:25下载
    积分:1
  • Based on quartus a 3
    基于quartus的3-8译码器,可作为大型系统的译码器模块-Based on quartus a 3-8 decoder can be used as large-scale system decoder module
    2022-03-14 15:00:50下载
    积分:1
  • 数字电子钟 此数字电子钟具有的功能包括: 1. 计时,时、分、秒显示; 2. 十二小时与二十四小时之间的转换; 3. 上下午显示; 4. 对时、分、秒的校时功能...
    数字电子钟 此数字电子钟具有的功能包括: 1. 计时,时、分、秒显示; 2. 十二小时与二十四小时之间的转换; 3. 上下午显示; 4. 对时、分、秒的校时功能; 5. 跑表功能。-digital electronic clock this digital electronic clock with functions include : 1. Time, hours, minutes and seconds display; 2. 12 hours with 24 hours of conversion; 3. On the afternoon show; 4. Right hours, minutes, and seconds school function; 5. Stopwatch functions .
    2022-05-09 07:56:06下载
    积分:1
  • Coding Styles for if Statements and case Statements
    Coding Styles for if Statements and case Statements
    2022-02-09 23:54:06下载
    积分:1
  • frequency divider
    说明:  FPGA对系统50M时钟进行分频。FPGA最基本功能基础(FPGA Verilog program, key detection, program jitter elimination, jitter elimination, delay detection keys)
    2019-04-27 23:35:12下载
    积分:1
  • Continuous_acoustic_emission_board
    说明:  多通道连续声发射数据采集,每个通道最大5M,采用verilog编程,内部用状态机。(Multichannel continuous acoustic emission data acquisition, each channel up to 5M, using Verilog programming, internal state machine.)
    2020-06-25 13:00:01下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载