登录
首页 » VHDL » design a module from a trip data flow channeling Lane detected bitstream "1...

design a module from a trip data flow channeling Lane detected bitstream "1...

于 2022-07-06 发布 文件大小:8.68 kB
0 148
下载积分: 2 下载次数: 1

代码说明:

设计一个模块,从一个窜行数据流里检测出码流“11100”,这个模块包括reset,clk,datain及输出端pmatch-design a module from a trip data flow channeling Lane detected bitstream "11100", this module includes reset, clk, datain and output pmatch

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • reed_solom
    REEDSOLOMON source code
    2010-04-30 17:44:52下载
    积分:1
  • dds
    DDS实验 matlab 与quartus 的完美结合(DDS experimental combination of matlab and quartus)
    2010-05-08 08:51:48下载
    积分:1
  • AD_R
    AD7685芯片采集程序,可以自行设置采样率,经检验可用。(The AD7685 chip collection procedures, available.)
    2020-12-20 14:19:08下载
    积分:1
  • verilog2000更新部分,请对照前一个标准。加入了一些新的支持
    verilog2000更新部分,请对照前一个标准。加入了一些新的支持-verilog2000 update, a former control standards. The inclusion of some new support
    2022-02-04 06:03:56下载
    积分:1
  • 很好的quartus软件仿真教程,flash版。
    很好的quartus软件仿真教程,flash版。-Good quartus software simulation tutorials, flash version.
    2023-03-08 19:40:06下载
    积分:1
  • breath
    说明:  利用verilog写的PWM 程序,来实现产生呼吸灯的效果。(Using xerilog to generate breathing lamp)
    2020-06-17 04:40:01下载
    积分:1
  • vhdl_fir
    在matlab仿真的基础上,用maxplus2实现等波纹法的程序代码(In matlab simulation, based on the use of such corrugated maxplus2 realize law code)
    2008-05-21 20:30:35下载
    积分:1
  • ise9.1
    学习ISE的好资料,想要使用XILINX芯片进行开发必看(ISE learning good information, want to use a must-see XILINX chip development)
    2009-05-15 09:04:15下载
    积分:1
  • widgets
    CSS配合jquery制作完美漂亮的时钟,貌似在IE8下时钟不能获取时间啊!支持ie9、chrome、safari、firefox、opera (Chrome显示效果最佳,IE9下时钟无法工作)日历和骰子是原创,CSS3时钟并非原创但经过改良支持opera。数字日历的兼容性不错,圆形时钟就差点了,也希望一起交流,共同改进。(CSS with the jquery make perfect beautiful clock, seemingly in IE8 under the clock can not get the time ah! Support ie9, chrome, safari, firefox, opera (Chrome show the best results, the clock does not work under IE9) calendar and dice is original, CSS3 clock is not original but after improved support opera. Digital calendar compatibility is good, almost round the clock on, and also hope together, and work together to improve.)
    2014-10-31 09:25:37下载
    积分:1
  • sobel
    这是本人自己编写的可用于256*256大小的图像进行sobel边缘检测的vhd文件,可在QuartusII或MaxplisII下综合和仿真,并在FPGA上测试过。可以进行修改支持其他大小图像的sobel边缘检测,同时还可以实现其它的图像模块化处理算法,例如高斯滤波,平滑等。(this is my own preparation for the 256* 256 size of the image segmentation Edge Detection vhd document in the next QuartusII or MaxplisII integrated and simulation, and the FPGA tested. Can be adapted to support other size image segmentation edge detection, It can also achieve other modular image processing algorithms, such as Gaussian filtering, smoothing and so on.)
    2020-07-09 21:08:55下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载