登录
首页 » VHDL » VHDL项目设置:FLV

VHDL项目设置:FLV

于 2022-07-18 发布 文件大小:3.46 MB
0 98
下载积分: 2 下载次数: 1

代码说明:

vhdl项目设置: flv的 -VHDL Project Settings: flv

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 系统设计
    基于旋转编码器和LED灯组的强度调节系统设计(Design of Intensity Regulation System Based on Rotary Encoder and LED Lamp Set)
    2020-06-21 02:00:01下载
    积分:1
  • 这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着...
    这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着-This is a description language with verilog viterbi decoding and rake receiver of the article, very practical, here are grateful for this article was
    2022-05-13 15:53:30下载
    积分:1
  • 一个基于fpga的源程序,对于初始接住的人来说很有帮助
    一个基于fpga的源程序,对于初始接住的人来说很有帮助-FPGA-based source for the initial very helpful for those who catch
    2023-01-04 08:05:03下载
    积分:1
  • Write their own extensions clock, an increase of the year, month day time, veril...
    自己写的扩展功能时钟,增加了年、月日计时,verilog代码,已在spatarn3实现。-Write their own extensions clock, an increase of the year, month day time, verilog code in spatarn3 realize.
    2023-01-04 22:35:04下载
    积分:1
  • 高清电子书-Verilog HDL数字系统设计教程4本合集
    说明:  高清电子书4本合集-Verilog HDL数字系统设计教程4本合集(Digital circuit design Verilog HDL digital system design)
    2021-02-03 16:05:58下载
    积分:1
  • ec11-test
    台湾产数字编码电位器EC11的使用测试程序(Taiwan-digital encoder potentiometer EC11 of testing procedures)
    2011-10-16 22:09:55下载
    积分:1
  • font6x8
    Fonts for LCD 162x64 (6x8)
    2012-09-05 07:06:05下载
    积分:1
  • emif_tt
    实现dsp与fpga的emif的verilog异步实现,可实现异步读写以及相应功能模块控制,文件中包含仿真后的波形图形以及仿真测试程序,运行环境quartus ii11.0,仿真环境mmodelsim se 6.5d(Achieve dsp and fpga verilog asynchronous implementation of the emif, enabling asynchronous reading and writing as well as the corresponding function module control, the document contains graphics, and after the simulation waveform simulation testing procedures, operating environment quartus ii11.0, simulation environment mmodelsim se 6.5d)
    2020-12-04 15:59:23下载
    积分:1
  • Spartan 3e
    Spartan 3e - Active Power Meter-Spartan 3e- Active Power Meter
    2022-02-28 11:45:02下载
    积分:1
  • V2.tar
    SDIO slave, written in verilog, does not support SPI mode.
    2021-04-05 16:59:04下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载