网站首页

数字秒表的VHDL设计,能精确到百分秒,在6位数码管上显示,分别有秒,分,小时,通过目标芯片EPF10KLC84...

于 2022-07-20 发布文件大小:450.06 kB

 0  134

下载积分: 2 下载次数: 1

我要下载

代码说明：

数字秒表的VHDL设计,能精确到百分秒,在6位数码管上显示,分别有秒,分,小时,通过目标芯片EPF10KLC84-4验证-VHDL design of digital stopwatch, accurate to the percentage of seconds in the six digital tube display, respectively, have seconds, minutes, hours, through the target chips EPF10KLC84-4 verification

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

Altium Partner SN-1000010 r10
Browser modularization processing, browser modularization combing, browser modularization expansion

2020-06-24 04:20:01下载

积分：1
RS232
基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用(VHDL based on the RS232 communication procedures, including complete source code, locking pin, as well as download files documents can be directly downloaded using)

2008-07-27 13:19:28下载

积分：1
pps_ketiao_rb2
说明： FPGA程序,使用Verilog语言生成1个脉冲可调的PPS脉冲信号。(FPGA program generates 1 PPS pulse signal, using Verilog language.)

2020-06-20 17:00:02下载

积分：1
应用VHDL语言将高稳晶振分频得到1pps，使用GPS的1pps信号作为触发...
应用VHDL语言将高稳晶振分频得到1pps，使用GPS的1pps信号作为触发-Application of VHDL language high stability crystal oscillator frequency to be 1pps, the use of GPS signals as a trigger of 1pps

2022-05-12 21:39:28下载

积分：1
project_1
简单的一个Verilog小程序，适合刚接触的人群(A simple Verilog small program, suitable for people just contact)

2020-06-16 22:20:01下载

积分：1
modulationshaped
基带数字信号通过成形滤波（选用升余弦滚降函数）然后进行载波调制(Base-band digital signal through the shaping filter (raised cosine roll-off optional function) and then proceed to carrier modulation)

2007-10-31 15:27:18下载

积分：1
简单的APB I2S接口
简单的apb i2s接口，verilog代码，包括rtl实现和testbench(apb i2s interface . coded by Verilog. including rtl and testbench)

2019-01-18 16:52:05下载

积分：1
Harris-algorithm-based-on-FPGA
在利用FPGA的并行处理能力应对高速数据和去做复杂的数据处理时，对一些较为复杂或者重复性工作模块多的情况下，算法资源就需要进行预评估。有效的资源预评估不仅可以在芯片选型上有益，还可以对程序有较详细的估计，在硬件不变的前提下能够选择更好的算法优化。本文着重在Harris算法在FPGA的实现以及在移植之前对其占用的FPGA资源进行预评估。(Response to high-speed data and do complex data processing in the FPGA parallel processing capabilities, to cope with some of the more complex or repetitive tasks module，it is necessary to pre-assessment algorithm resources. Resources pre-assessment can not only be useful in the chip selection, but also be a more detailed estimate of the program to be able to choose a better algorithm optimization in the same premise hardware. This article focuses on the pre-assessment in the Harris algorithm in the FPGA implementation and its FPGA resources occupied prior to transplantation.)

2013-02-28 15:41:39下载

积分：1
讲解快速傅里叶变换
讲解快速傅里叶变换--FFT快速算法的文章。-On Fast Fourier Transform- FFT fast algorithm for the article.

2022-06-01 02:12:26下载

积分：1
xilinx_edk_9.2_crack
xilinx edk 9.2 破解器/注册机(xilinx edk 9.2 crack)

2021-03-29 15:09:10下载

积分：1

696516资源总数
106571会员总数
2今日下载

数字秒表的VHDL设计,能精确到百分秒,在6位数码管上显示,分别有秒,分,小时,通过目标芯片EPF10KLC84...

0 个回复

热门标签

热门下载