登录
首页 » VHDL » LED blinker : LED1 blink every second, LED2 blink every minute

LED blinker : LED1 blink every second, LED2 blink every minute

于 2023-02-03 发布 文件大小:279.16 kB
0 105
下载积分: 2 下载次数: 1

代码说明:

与Xilinx spartan6评估委员会结合的小型项目示例。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pinlvji
    说明:  使用FPGA测量频率大小,并且在数码管上进行显示(Frequency measurement using FPGA and display on digital tube)
    2020-06-18 10:20:02下载
    积分:1
  • fifo_rs232
    从FIFO到到RS232的实现,用于接收和缓存数据(TripAdvisor RS232 FIFO implementation for receiving data and cache)
    2016-08-26 13:57:23下载
    积分:1
  • 刚写的一个44键盘程序,调了好多天才调出来,给大家提供参考。...
    刚写的一个44键盘程序,调了好多天才调出来,给大家提供参考。-Just write a 44 keyboard program, tune out of tune a lot of talent to give you a reference.
    2022-08-09 01:20:18下载
    积分:1
  • Rotary Encoder Reading the Rotary Encoder and indicating the selection through...
    Rotary Encoder Reading the Rotary Encoder and indicating the selection through a LED placed on the front panel. Events counter for the Rotary Encoder and displaying the events on the front panel Project: events counter for the rotary encoder and displaying the events on the SSD Pmod (Seven-Segments Display Programable module).
    2022-05-24 04:15:56下载
    积分:1
  • TugasUAS_AuditTI_1504505017_Reguler
    说明:  ertyguhijop[lkjhvbn hiouopi][[poiuy
    2019-02-05 09:18:23下载
    积分:1
  • capture-using-SCCB-and-FPGA
    利用SCCB和FPGA实现视频采集的论文,对相关开发人员具有很强的参考价值! (FPGA implementation using the SCCB and video collection of the papers, the relevant developer has a strong reference value ! )
    2013-09-29 15:37:52下载
    积分:1
  • apb timer
    说明:  是基于apb总线下的timer外设的rtl代码,主要包括apb_timer的master逻辑verilog,以及相应的开发文档,包括寄存器的描述,功能特性等。(RTL code is based on timer peripheral under APB bus, which mainly includes master logic Verilog of apb_timer and corresponding development documents, including the description of registers, functional characteristics and so on.)
    2019-01-25 16:54:02下载
    积分:1
  • AWGN_VerilogDesign-master
    加性高斯白噪声生成的VERILOG实现,包含所有的testbench文件。可直接使用(Additive white gaussian noise generated VERILOG realized, including all testbench files. Can be used directly)
    2021-01-14 19:18:46下载
    积分:1
  • ds180_7Series_Overview
    对赛灵思7系列的三种型号的FPGA进行了综述(xilinx 7 productin overview)
    2012-06-13 15:04:23下载
    积分:1
  • ModelSim waveform can be compared to the current functional simulation with a re...
    ModelSim的波形比较的功能可以将当前仿真与一个参考数据(WLF文件)进行比较,比较的结果可以在波形窗口或者列表窗口中查看,也可以将比较的结果生成一个文本文件-ModelSim waveform can be compared to the current functional simulation with a reference (WLF paper ), the results can be compared in the waveform window or window List View, it will also compare the results generate a text file
    2023-05-21 00:20:02下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载