登录
首页 » VHDL » 一三FFT变换(头:这是一个代码3)

一三FFT变换(头:这是一个代码3)

于 2022-08-10 发布 文件大小:114.90 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

fft变换三个中的一个(站长:三个代码算一个)-fft transformation of a three (head : It is a code 3)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ENDAT2.2-Code
    海德汉绝对式编码器代码,VHDL语言编写(Heidenhain absolute encoder code, VHDL language)
    2021-04-26 11:18:45下载
    积分:1
  • awb
    自动白平衡的verilog实现 通过逻辑实现了白平衡算法(awb design awb design awb design awb design awb design )
    2012-09-04 13:09:50下载
    积分:1
  • VHDL tutorial for beginning learner
    VHDL tutorial for beginning learner
    2022-03-03 00:20:33下载
    积分:1
  • verilog HDL语言编写的键盘扫描程序,考虑以确定关键的博…
    Verilog HDL编写的键盘扫描程序,考虑了判断按键弹起的问题。程序按一定的频率用低电平循环扫描行线,同时检测列线的状态,一旦判断有一列为低则表示有键被按下,停止扫描并保持当前行线的状态,再读取列线的状态从而得到当前按键的键码;等待按键弹起:检测到各列线都变成高点平后,重新开始扫描过程,等待下一次按键。-Written in Verilog HDL keyboard scanner, taking into account to determine key bounce problem. Program according to a certain frequency of scan lines with low-level circulation lines, while testing out the state line, once the judge has said there is a classified as low-key is pressed, stop the scan and to maintain the current line-line state, and then read out line state to get the current keys key codes to wait for key pop-up: To detect the lines at all out into a high level after the re-start the scanning process, waiting for the next key.
    2022-05-07 15:33:47下载
    积分:1
  • "Verilog HDL Design Guide" 8
    《Verilog HDL 程序设计教程》8-"Verilog HDL Design Guide" 8
    2022-10-10 02:30:02下载
    积分:1
  • 很不容易找到的资料,基于VHDL的频率计设计 希望有用
    很不容易找到的资料,基于VHDL的频率计设计 希望有用-Not easy to find information on the frequency meter based on the VHDL design seek to help
    2022-04-21 13:02:06下载
    积分:1
  • AD
    说明:  FPGA实现的AD采样控制程序的源码,欢迎大家下载(FPGA implementation of the AD sampling control)
    2021-04-14 21:18:55下载
    积分:1
  • Verilog&Vhdl混语言对SDRAM的控制源代码,提供了很好的例子,顶层文件为sdrm.v!...
    Verilog&Vhdl混语言对SDRAM的控制源代码,提供了很好的例子,顶层文件为sdrm.v!-VerilogVhdl mixed language SDRAM control of the source code, provided a good example of top-level documents sdrm.v!
    2022-03-18 22:36:54下载
    积分:1
  • Altera FPGA IP core of the source code for the use of Altera FPGA design to prov...
    ALTERA的FPGA的IP核的源代码,为使用ALTERA的FPGA的相关设计提供参考.-Altera FPGA IP core of the source code for the use of Altera FPGA design to provide the relevant information.
    2022-04-30 06:15:53下载
    积分:1
  • dac7512
    实现A/D转换,给定输入,观察输出电压,VHDL程序。(Implement A/D conversion,Given input, observe the output voltage, VHDL program.)
    2016-04-21 16:05:49下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载