登录
首页 » VHDL » complete with verilog language development USB2.0 IP source code, including docu...

complete with verilog language development USB2.0 IP source code, including docu...

于 2022-08-22 发布 文件大小:202.04 kB
0 106
下载积分: 2 下载次数: 1

代码说明:

完整的用VERILOG语言开发的USB2.0 IP核源代码,包括文档、仿真文件-complete with verilog language development USB2.0 IP source code, including documentation, Simulation documents

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA-design-of-wavelet-filter
    基于Verilog的小波滤波器程序设计的总结文档。(Verilog based wavelet filter program design summary document.)
    2016-03-09 11:19:24下载
    积分:1
  • duishuizhtai
    matlab 并行程序parfor用法matlab 并行程序parfor用法(matlab 并行程序parfor具体用matlab 并行程序parfor用法)
    2020-07-03 17:40:02下载
    积分:1
  • SDI_test
    stratixIVGX,芯片4sgx230es,SDI测试完整工程,实现SDI的收发(stratixIVGX,SDI Receive and Transmit)
    2011-12-12 14:57:53下载
    积分:1
  • hilbert
    用VHDL实现了希尔伯特滤波器,即就是幅度不变,而相位移动90度(use vhdl to accomplish the hilbert filter)
    2020-12-29 18:09:02下载
    积分:1
  • VHDL与源代码包
    VHDL与源代码包-and VHDL source code
    2022-04-27 02:45:55下载
    积分:1
  • AHB_to_Wishbone_Verilog
    说明:  该源代码包是AHB总线到Wishbone总线的交接器,包括以下4个部分:RTL源代码,测试平台,软件测试程序,说明文档。(This source package is the AHB bus to Wishbone bus bridge(wrapper).It has the following 4 parts: RTL codes, testbench, software simulating files, help documents.)
    2021-01-22 14:48:40下载
    积分:1
  • 12_lcd12864
    本实验是用LCD12864显示英文 显示 Our FPGA EDA NIOS II SOPC FPGA(This experiment is shown in English with LCD12864 display Our FPGA EDA NIOS II SOPC FPGA)
    2013-06-26 11:35:54下载
    积分:1
  • Can be directly used for engineering applications of CRC checksum inside VHDL co...
    可以直接用于工程应用的crc校验VHDL编码 里面有详细的规格书-Can be directly used for engineering applications of CRC checksum inside VHDL code has detailed specifications
    2022-08-03 19:10:27下载
    积分:1
  • 三星K9F2G08flash读写擦出
    此程序完成了FLASH的擦除,读写的功能,并通过USB芯片FT245传送到PC...............................................................................................................................................................................................
    2023-04-22 11:30:03下载
    积分:1
  • Verilog-SRAM
    用verilog hdl语言编写的fpga与片外sram 的读写控制(With the verilog hdl language fpga sram chip with read and write control)
    2020-12-09 15:39:18下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载