登录
首页 » VHDL » sdram 代码

sdram 代码

于 2022-08-23 发布 文件大小:1.71 MB
0 109
下载积分: 2 下载次数: 1

代码说明:

sdram 代码在最后要强调的是,本专题以技术为主,由于篇幅的原因,不可能从太浅的方面入手,所以仍需要有一定的技术基础作保证,而对内存感兴趣的读者则绝不容错过,这也许是您最好的纠正错误认识的机会!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SOPC软件编程基础,用实例讲解,非常适合初学者。
    SOPC软件编程基础,用实例讲解,非常适合初学者。-SOPC software programming foundation, using examples to explain, very suitable for beginners.
    2022-09-22 10:45:04下载
    积分:1
  • alarm
    闹钟设计,VHDL,源代码。闹钟设计,VHDL,源代码。(Alarm clock design, VHDL, the source code.)
    2011-05-23 18:30:29下载
    积分:1
  • hard work for Dictyophora development. . We hope that the right useful.
    辛辛苦苦的作品应用于DE2 的 开发。。希望对大家有用。-hard work for Dictyophora development. . We hope that the right useful.
    2022-05-25 11:15:19下载
    积分:1
  • gtwizard_254_127_ex_1113_3
    说明:  配置GTH ip的例子工程,选用7 series 芯片的GTH 113quad的四个通道,在程序中每个链路利用自己的恢复时钟进行数据解码,所以四个通道可以各自独立运行;成功工作在2.54Gb/s的链路状态,长时间(>24小时)的测试,误码率一直为0.(The GTH ip example project is configured with four channels of the GTH 113quad of the 7 series chip. Each link in the program uses its own recovery clock for data decoding, so the four channels can operate independently; the successful operation is at 2.54Gb/ The link state of s, long time (>24 hours) test, the bit error rate has been 0.)
    2019-06-17 21:33:56下载
    积分:1
  • 用Verilog HDL实现I2C总线功能,对I2C总线有很大帮助
    用Verilog HDL实现I2C总线功能,对I2C总线有很大帮助-I2C bus contrll functions implemented by Verilog HDL.
    2022-06-01 23:07:46下载
    积分:1
  • nIOS_VGA
    用NIOSII生成的VGA显示程序,可以在显示器上显示通讯内容
    2009-10-12 20:58:00下载
    积分:1
  • vhdl经典源代码――LCD控制,入门者必须掌握
    vhdl经典源代码――LCD控制,入门者必须掌握-vhdl classical source code-- LCD control, beginners must master
    2022-03-20 08:17:37下载
    积分:1
  • FIFO
    fifo异步串口收发程序 FPGA程序(fifo asynchronous serial transceiver)
    2014-05-07 21:28:49下载
    积分:1
  • irig_b
    用来实现IRIG_B码的解码程序,在XILINX ISE上运行过没有问题,(Used to achieve IRIG_B code decoding process, in XILINX ISE run-off is no problem,)
    2021-04-06 14:49:03下载
    积分:1
  • this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer u...
    this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural
    2022-05-22 09:03:05下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载