-
StopWatch
This is a simple verilog code for stopwatch undre xlinx ISE webpack based for NEXYS3 board.
- 2013-10-04 00:53:49下载
- 积分:1
-
ultractr源码,XPS技术,基于PPC平台
ULTRACTR的源码,xps工程实现,基于PPC平台-ULTRACTR source code, xps engineering, based on the PPC platform
- 2022-01-28 09:49:38下载
- 积分:1
-
And the string conversion of the code is relying on the synchronization state ma...
这个并串转换代码是依靠同步状态机来实现其控制的。其实并串转换在实际的电路中使用还是比较多的,尤其在通信线路方面的复用和分解方面,原理上就是一个串并转换和并串转换的过程。举个简单的例子,计算机串口发送数据的过程,如果满足发送条件了,其实就是一个并串转换的过程了。好了,废话不说,看代码就是。
-And the string conversion of the code is relying on the synchronization state machine to achieve its control. In fact, string conversion circuit in the actual use of, or more, particularly in the area of communication lines and the decomposition of reuse, the principle is a string and the conversion and the conversion process and string. Here is a simple example, the computer serial port of the process of sending data, if sent to meet the conditions, but in fact is a process of conversion and a string. Well, do not talk nonsense, look at the code is.
- 2022-03-29 17:46:13下载
- 积分:1
-
RecentProjectCleaner
vs自定义插件开发,带卸载功能,经测试完全可用,分享给大家,可以学习!(vs custom plug-in development, with the uninstall feature, has been tested and is fully available for everyone to share, you can learn!)
- 2014-12-24 11:35:54下载
- 积分:1
-
Project7_5
基于fpga状态机的交通灯设计,亮灯时间自己修改,程序简单易懂。(Traffic light design based on FPGA state machine, light time self-modifying, the program is simple and easy to understand.)
- 2020-06-18 04:00:01下载
- 积分:1
-
fpga
VHDL语言编程简单实例若干,适合于初学者(VHDL language programming simple example, suitable for beginners)
- 2013-01-22 14:44:00下载
- 积分:1
-
verilog ADPLL file with testbench
verilog ADPLL file with testbench
- 2022-04-20 22:45:21下载
- 积分:1
-
VHDL source VHDL source VHDL source
VHDL源码 VHDL源码 -VHDL source VHDL source VHDL source
- 2022-01-26 18:08:58下载
- 积分:1
-
sdram controller vhdl
sdram controller vhdl
- 2022-03-11 14:56:59下载
- 积分:1
-
This is an FPGA
这个是一个基于FPGA的SDRAM控制器系统,实现对SDRAM的读写操作,用来实现时序的控制-This is an FPGA-based SDRAM controller system, the read and write operations to SDRAM to achieve the control of timing
- 2022-02-02 20:49:24下载
- 积分:1