登录
首页 » VHDL » VHDL教学的经典之作,大家学习必看的书籍。

VHDL教学的经典之作,大家学习必看的书籍。

于 2022-12-05 发布 文件大小:14.42 MB
0 74
下载积分: 2 下载次数: 1

代码说明:

VHDL教学的经典之作,大家学习必看的书籍。-VHDL teaching classic, must-see U.S. study books.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • clock_6
    说明:  ds1302时钟驱动程序,已在quartus上验证可以是直接使用(DS1302 clock driver, which has been verified on quartus, can be used directly)
    2020-06-24 12:00:02下载
    积分:1
  • chuankou
    本实验为UART回环实例,实验程序分为顶层unrt_top、发送模块uart_tx、接收模块 uart_rx,以及时钟产生模块clk_div。uart_rx将收到的包解析出8位的数据,再传送给 uart_tx发出,形成回环。参考时钟频率为100MHz,波特率设定为9600bps。(This experiment is an example of UART loop. The experimental program is divided into top-level unrt_top, sending module uart_tx, receiving module uart_rx, and clock generation module clk_div. Uart_rx parses the received packet into 8 bits of data and sends it to uart_tx to send out, forming a loop. The reference clock frequency is 100 MHz and the baud rate is set to 9600 bps. stay)
    2020-06-24 01:40:02下载
    积分:1
  • data_rom
    正弦信号发生器,用VHDL来完成,抗干扰能力较强,(Sinusoidal signal generator, using VHDL to accomplish, a strong anti-interference ability,)
    2009-07-15 22:44:02下载
    积分:1
  • 有关verilog的硬件实现VGA设计的代码。
    有关verilog的硬件实现VGA设计的代码。-On the Verilog hardware design realize VGA code.
    2022-07-17 09:16:28下载
    积分:1
  • Manip_NIOS_1
    nios processor example 1
    2015-05-22 00:17:43下载
    积分:1
  • The-NIOSII-detailed-tutorial
    黑金动力原创nios ii教程,介绍了硬件、软件开发流程,提供了led、中断、串口、rtc、spi、iic、定时器等十多个实验的详细介绍(Alinx original nios ii tutorial, this paper introduces the hardware and software development process, and provides led, interrupt, a serial port, the RTC, spi, iic, timer and so on more than a dozen experiments in detail)
    2020-12-08 15:09:21下载
    积分:1
  • LATTICE_ASYNFIFO
    LATTICE FPGA FIFO 程序例程,工程详细,全部源代码上传 (LATTICE FPGA FIFO routine, detailed engineering, all source code uploaded)
    2013-09-09 11:10:01下载
    积分:1
  • Verilog入门
    verilog的入门级别的例子(转载)-Verilog entry-level examples (reproduced)
    2022-06-20 04:33:09下载
    积分:1
  • 这是8位微处理器的Verilog源代码,可以欠在Flex10k10里面
    这是8位微处理器的Verilog源代码,可以欠在Flex10k10里面-This is the 8-bit microprocessor Verilog source code, can they owed in Flex10k10
    2022-02-06 13:26:07下载
    积分:1
  • verilog
    用fpga制作一个音乐播放器,此为浙江大学信电系fpga教程大实验成果。(Use fpga make a music player, this is the letter Electrical Zhejiang University fpga tutorial big experiment results.)
    2020-12-14 09:09:14下载
    积分:1
  • 696524资源总数
  • 103938会员总数
  • 55今日下载