登录
首页 » VHDL » 脉冲多普勒雷达回波信号相干积累的VHDL源程序

脉冲多普勒雷达回波信号相干积累的VHDL源程序

于 2022-12-08 发布 文件大小:2.19 kB
0 85
下载积分: 2 下载次数: 3

代码说明:

脉冲多普勒雷达回波信号相干积累的VHDL源程序-pulse Doppler radar echo signal coherent accumulation of VHDL source

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 功率门控IEEE论文可为IP核的实现充分利用
    ieee paper on power gating and can be use full for implementing on ip core
    2022-02-03 18:58:04下载
    积分:1
  • fft
    运用matlab实现fft变换,用于地震资料频谱分析!(FFT transform)
    2013-09-01 16:41:57下载
    积分:1
  • 俩个比较好的计数器的vhdl代码:一个是n位通用计数器,一个是的用到的语法比较全面。是比较好的学习资料...
    俩个比较好的计数器的vhdl代码:一个是n位通用计数器,一个是的用到的语法比较全面。是比较好的学习资料-Both a relatively good counter VHDL code: one is the generic n-bit counter, one is the syntax used in the more comprehensive. Is a better learning materials
    2022-02-21 03:30:56下载
    积分:1
  • 08EE06EDA 实验 4(VHDL 状态机设计_序列检测器)6/7/2008
    08EE06EDA 实验 4(VHDL 状态机设计_序列检测器)6/7/2008-design thesis requirement by vhdl
    2022-03-29 09:41:25下载
    积分:1
  • smartWasher
    QUARTER编程环境实现的智能洗衣机系统,通过DE0板子进行模拟,组要完成洗衣机5个步骤的顺序过程以及系统相应动作(QUARTER programming environment of intelligent washing system, through simulation DE0 board, groups 5 to complete the washing process and the system the sequence of steps corresponding action)
    2020-11-06 13:19:49下载
    积分:1
  • farrow
    该程序实现多项式分数延迟(farrow)的设计。(The program polynomial fractional delay (farrow) design.)
    2014-12-11 10:21:39下载
    积分:1
  • 16QAM
    说明:  在quartus上运行16QAM仿真,实现在modelsim上的波形仿真(Running 16QAM simulation on quartus)
    2020-04-27 18:24:11下载
    积分:1
  • 单相逆变simulink仿真
    说明:  利用Matlab/simulink实现电力仿真,其中单相逆变可用于多电平变流器的基础使用,本案例提供了不同调制手段实现逆变的模型(Matlab / Simulink is used to realize power simulation, in which single-phase inverter can be used as the basis of multi-level converter. This case provides the inverter model with different modulation means)
    2019-11-12 15:03:55下载
    积分:1
  • yiweijicunq
    16位右移位寄存器 下面描述的是一个位宽为16位的右移位寄存器,实际具有环形移位的功能,是在右移位寄存器的基础上将最低位的输出端接到最高位的输入端构成的。其功能为当时钟上升沿到达时,输入信号的最低位移位到最高位,其余各位依次向右移动一位。(16-bit right shift register The following description is a right shift register with a bit width of 16 bits. It actually has the function of circular shift. It is based on the right shift register, which connects the lowest bit output terminal to the highest bit input terminal. Its function is that when the rising edge of the clock arrives, the lowest displacement of the input signal reaches the highest position, and the rest of you move one bit to the right in turn.)
    2020-08-18 09:58:21下载
    积分:1
  • vhdl code for counterand detemines how counter works
    vhdl code for counterand detemines how counter works
    2023-03-20 20:40:03下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载