登录
首页 » VHDL » Verilog编写的简单异步串口 完全原创,站长请查看内容

Verilog编写的简单异步串口 完全原创,站长请查看内容

于 2022-12-27 发布 文件大小:283.40 kB
0 42
下载积分: 2 下载次数: 1

代码说明:

Verilog编写的简单异步串口 完全原创,站长请查看内容-Verilog prepared by the simple asynchronous serial completely original, the station can be accessed content

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 内附多路选择器,74系列芯片VHDL源码,加法器,FIR,比较器等大量例子,对初学VHDL语言很有好处。可用maxplus,quartus,synplicity...
    内附多路选择器,74系列芯片VHDL源码,加法器,FIR,比较器等大量例子,对初学VHDL语言很有好处。可用maxplus,quartus,synplicity等综合软件进行调试-contains multiple-choice, 74 chips VHDL source code, the adder, FIR, comparators, etc. are plenty of examples for beginners VHDL very good. Available maxplus, Quartus, synplicity integrated software debugging
    2022-08-11 02:50:00下载
    积分:1
  • Protel_book
    protel经典教程,并附有一张电路设计原理图(protel classic tutorials, together with a circuit design schematic)
    2010-05-28 17:06:44下载
    积分:1
  • DA_AD
    基于FPGA的AD和DA设计代码及文档(Design code and document of AD and DA based on FPGA)
    2017-11-07 22:03:30下载
    积分:1
  • picorv32-master
    说明:  PicoRV32 is a CPU core that implements the RISC-V RV32IMC Instruction Set. It can be configured as RV32E, RV32I, RV32IC, RV32IM, or RV32IMC core, and optionally contains a built-in interrupt controller. Tools (gcc, binutils, etc..) can be obtained via the RISC-V Website. The examples bundled with PicoRV32 expect various RV32 toolchains to be installed in /opt/riscv32i[m][c]. See the build instructions below for details.
    2020-06-24 21:40:01下载
    积分:1
  • 用于视频运动图像编码的HUFFMAN编码,可广泛运用于MPEG
    用于视频运动图像编码的HUFFMAN编码,可广泛运用于MPEG-Moving Picture for video coding Huffman coding, can be widely applied to MPEG
    2022-02-06 03:14:11下载
    积分:1
  • 软件开发环境ISE 7.1i仿真环境:ModelSim SE 6…
    软件开发环境:ISE 7.1i 仿真环境:ModelSim SE 6.0 1. 这个实例实现通过ModelSim工具实现一个具有“百分秒,秒,分”计时功能的数字跑表; 2. 工程在project文件夹中,双击paobiao.ise文件打开工程; 3. 源文件在rtl文件夹中,paobiao.v为设计文件,paobiao_tb.tbw是仿真测试文件; 4. 打开工程后,在工程浏览器中选择paobiao_tb.tbw,在Process View中双击“Simulation Behavioral Model”选项,若正确安装ModelSim,系统将自动打开ModelSim进行行为仿真,运行仿真即可得到仿真结果。-Software development environment: ISE 7.1i simulation environment: ModelSim SE 6.01. Realize this instance through the ModelSim tool realize a
    2022-02-19 23:39:17下载
    积分:1
  • nco11000
    实现输入一正弦波和噪声的叠加,介绍详细欢迎下载(The input of a superposition of sine wave and noise introduced in detail)
    2010-05-16 14:19:53下载
    积分:1
  • S05_example_Network
    vivado lwip 应用文档 基于zynq 7020(vivado lwip example text of zynq)
    2020-06-17 11:40:02下载
    积分:1
  • 大名鼎鼎的Synopsys公司出的8051IP Core VHDL语言编写,能被keilC51支持...
    大名鼎鼎的Synopsys公司出的8051IP Core VHDL语言编写,能被keilC51支持-famous Synopsys Core 8051IP the VHDL language, can be supported keilC51
    2022-11-25 02:20:03下载
    积分:1
  • imply logic
    说明:  由忆阻器机制设计蕴含逻辑,内含testbench仿真文件(Design implied logic by memristor mechanism, including testbench simulation file)
    2019-04-24 15:42:24下载
    积分:1
  • 696522资源总数
  • 104044会员总数
  • 20今日下载