登录
首页 » VHDL » 利用Verilog HDL对AD7705进行控制ADC采样,实验室师兄的

利用Verilog HDL对AD7705进行控制ADC采样,实验室师兄的

于 2023-01-10 发布 文件大小:576.30 kB
0 168
下载积分: 2 下载次数: 1

代码说明:

利用Verilog HDL对AD7705进行控制ADC采样,实验室师兄的-Using Verilog HDL to the AD7705 control ADC sampling, laboratory师兄the

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL由IEEE 1076标准定义的,IEEE标准的VHDL语言参考人…
    VHDL is defined by IEEE Standard 1076, IEEE Standard VHDL Language Reference Manual (the VHDL LRM). The original standard was approved in 1987. IEEE procedures require that standards be periodically reviewed and either reaffirmed or revised. The VHDL standard was revised in 1993, 2000, and 2002. In each revision, new language features were added and some existing features enhanced. The aim in each revision was to improve the language as a tool for design and verification of digital systems. Since the 2002 revision, there have two parallel efforts to further develop the language. The first was the VHDL Procedural Interface (VHPI) Task Force, a subcommittee of the IEEE P1076 Working Group. The VHPI Task Force prepared an interim amendment to the standard, formally approved by IEEE in March 2007. The amendment is titled IEEE 1076c, Standard VHDL Language Reference Manual―Amendment 1: Procedural Language Application Interface.
    2023-05-31 06:40:03下载
    积分:1
  • bcd
    it shows bcd counter
    2013-01-01 16:16:48下载
    积分:1
  • seven-voting
    用verilog 语言实现七人投票表决器(verilog seven voting)
    2020-09-24 10:57:48下载
    积分:1
  • SOS
    使用matlab生成SOS滤波器,应用于FPGA的一个小型系统,有一定的参考价值(Using MATLAB to generate SOS filter, applied to a small system of FPGA, there is a certain reference value)
    2016-07-31 20:53:19下载
    积分:1
  • RS码译码器
    采用VHDL语言实现基于BM算法的RS译码器,附件为整个工程文件,内附波形仿真图。程序在QUARTUS II 9.0下仿真通过
    2022-06-03 16:19:45下载
    积分:1
  • CycloneIIFPGA chip
    基于cycloneIIFPGA芯片Ep2c5t144c8的解调程序,用VHDL语言生成-CycloneIIFPGA chip-based demodulation Ep2c5t144c8 procedures, using VHDL language generation
    2023-05-02 05:35:04下载
    积分:1
  • 全部通过,是我的精心设计,完全满足初学者的要求。
    全部通过,是我的精心设计,完全满足初学者的要求。-all passed, I was carefully designed, fully meet the requirements of beginners.
    2022-03-02 01:44:58下载
    积分:1
  • osiclator LED
    应用背景弗鲁托PA oscilar就像联合国领导是卡瓦依,zholo罗该为什么我需要一个接着一个普通该estudielo为什么deberia darselo masticado关键技术zh0lo VHDL l0ks,就像PA presumir Y阙我书房一个接着一个普通免费,但四sintetiza Y有她comportamiento寺特拉华入伍机构sincronizar O把一osiclar DOS LED
    2022-11-27 18:40:03下载
    积分:1
  • rs_204_188----v1.0
    RS 编码和解码Verilog Code, 实现了RS(204,188)的编码和译码;(RS Coding and Decoding Verilog code, implement RS(204,188) )
    2021-03-25 20:29:14下载
    积分:1
  • UMC_90nm_1P9M_LOGIC_MIXED_MODE_Process_TLR_V1.1
    UMC 90nm design kit. please read before using thee models.
    2013-02-02 11:24:38下载
    积分:1
  • 696518资源总数
  • 106222会员总数
  • 14今日下载