登录
首页 » VHDL » 1.初始状态为4个方向的红灯全亮,时间1秒。 2.东、西方向绿灯亮,南、北方向红灯亮。东、西方向通车,时间30秒。 3.东、西方向黄灯闪烁,南、北方...

1.初始状态为4个方向的红灯全亮,时间1秒。 2.东、西方向绿灯亮,南、北方向红灯亮。东、西方向通车,时间30秒。 3.东、西方向黄灯闪烁,南、北方...

于 2023-01-12 发布 文件大小:559.70 kB
0 92
下载积分: 2 下载次数: 1

代码说明:

1.初始状态为4个方向的红灯全亮,时间1秒。 2.东、西方向绿灯亮,南、北方向红灯亮。东、西方向通车,时间30秒。 3.东、西方向黄灯闪烁,南、北方向红灯亮。时间2秒。 4.东、西方向红灯亮,南、北方向绿灯亮。南、北方向通车,时间15秒。 5.东、西方向红灯亮,南、北方向黄灯闪烁。时间2秒。 6.返回2,继续运行。 -1. Initial state for four whole direction of the red lights lit up, a second time. 2. East and West to the green, in the south, north to the red light. West and the East to open in time for 30 seconds. 3. East and West to the blinking yellow light, in the south, north to the red light. Time 2 seconds. 4. East and West to the red light, in the south, north to the green. South and North to the opening time of 15 seconds. 5. East and West to the red light, in the south, north to the flashing yellow light. Time 2 seconds. 6. Return 2, continued to operate.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 典型的例子,从互联网上下来,希望对大家有用,
    典型事例,从网上down的,希望对大家有用,-Typical examples, from the Internet down, and I hope useful for everyone,
    2022-03-30 06:06:30下载
    积分:1
  • 用Verilog 实现的电子时钟,给初学者一个模版,学习Verilog。
    用Verilog 实现的电子时钟,给初学者一个模版,学习Verilog。-Using Verilog realize an electronic clock, a template for beginners to learn Verilog.
    2022-03-01 20:04:47下载
    积分:1
  • I2C_ise9migration
    说明:  IIC 的Verilog实现,工程是在Xilinx的ISE9.1上实现的(IIC of the Verilog implementation project was implemented on Xilinx' s ISE9.1)
    2010-04-02 09:26:54下载
    积分:1
  • StopWatch
    This is a simple verilog code for stopwatch undre xlinx ISE webpack based for NEXYS3 board.
    2013-10-04 00:53:49下载
    积分:1
  • RS-code
    说明:  我测试过的!Verilog HDL实现RS编码。(I' ve tested it! RS coding Verilog HDL implementation.)
    2010-04-12 20:30:36下载
    积分:1
  • spi_slave
    FPGA实现SPI接口的从机功能,接收和发送全双工运行,接收到的数据以八位LED灯显示(FPGA to achieve the SPI interface the machine function, receive and send full-duplex operation, the received data to eight LED lights)
    2021-01-07 19:28:52下载
    积分:1
  • VHDL 乘法器 源代码,很好的VHDL 入门学习例程序
    VHDL 乘法器 源代码,很好的VHDL 入门学习例程序-Multiplier VHDL source code, a good learning example VHDL entry procedures
    2022-05-23 18:46:06下载
    积分:1
  • verilog
    VERILOG设计实例,非常详细的例子,有交通灯,频率计,数字跑表等等例子(Verilog design example, a very detailed examples have traffic lights, frequency meter, digital stopwatch, etc. Examples of)
    2008-05-28 22:12:57下载
    积分:1
  • doing more of a state machine on the three described earlier. Many more informat...
    自己做的一个关于more状态机的三种描述的比较。以后会有更多的资料,请大家关注。-doing more of a state machine on the three described earlier. Many more information, please everyone"s attention.
    2022-02-12 02:20:30下载
    积分:1
  • power_control
    四轴动力模块,用一个顶模块控制,输入有:油门(20档);指令;水平仪控制指令,4个输出口(Axis power modules, with a top module control inputs are: accelerator (20 files) instruction Level control instructions, four output ports)
    2013-12-26 20:57:03下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载