登录
首页 » VHDL » This code implements the shift register functions, beginners can learn to learn

This code implements the shift register functions, beginners can learn to learn

于 2023-01-14 发布 文件大小:3.31 kB
0 42
下载积分: 2 下载次数: 1

代码说明:

本代码实现了移位寄存器功能,初学者可借鉴学习-This code implements the shift register functions, beginners can learn to learn

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 16x2液晶显示驱动设计的FPGA。
    16X2液晶显示屏的FPGA显示驱动设计。-16x2 LCD display driver design of the FPGA.
    2022-02-27 02:16:22下载
    积分:1
  • rtl_DRAM
    本程式為使用Verilog語言寫控制DRAM的控制模塊, 可以簡易的控制DRAM IC, 本程式已經過系統驗證.(program for the use of the Verilog language to write the control of DRAM control module, be easy to control DRAM IC, the program has been systematically verified.)
    2006-12-05 11:31:42下载
    积分:1
  • qiangdaqi
    本程序为四路抢答器verlog HDL语言工程实例。(This program is four Responder verlog HDL language engineering examples.)
    2013-10-30 14:48:21下载
    积分:1
  • Decodificador
    System Verilog decodificator. Enters a value(binary), drops hundreds, tens and units in BCD
    2013-05-15 02:11:45下载
    积分:1
  • primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used stora...
    本原代码中利用VHDL语言编写了RAM、FIFO、ROM等常用的存储和缓冲部件,完全的代码在ALTERA的FPGA上已经通过仿真测试,保证可用.-primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used storage and buffer components, complete code in the Altera FPGA simulation test has been passed to ensure that available.
    2022-07-07 05:54:22下载
    积分:1
  • 10_1_hdmi_test
    说明:  fpga的hdmi驱动,只包括视频信号没使用音频线,总体跟DVI控制一样,可参考DVI说明手册进行观看(driver of HDMI using fpga)
    2020-03-01 15:49:44下载
    积分:1
  • verilog-som
    拿verilog编写的som(自适应神经网络算法),用于障碍物检测,基于FPGA可综合实验,已经在altera的cylcone上实现(Canal verilog prepared som (adaptive neural network algorithm) for obstacle detection. Based on FPGA synthesis experiments, in altera achieve the cylcone)
    2020-07-09 20:38:55下载
    积分:1
  • LDPC_FPGA
    LDPC码的FPGA实现,大家相互学习下。。(the code of LDPC implementation by FPGA)
    2020-11-29 16:59:28下载
    积分:1
  • HalfbandDec
    基于FPGA开发的11阶半带升余弦FIR滤波器,用在阅读器基带滤波时的抽取滤波器使用,采用verilog语言实现。(Raised cosine FIR filter based FPGA development 11 order of half-band decimation filter used in reader baseband filtering, using verilog language implementation.)
    2012-10-25 11:18:40下载
    积分:1
  • uart
    用verilog语言编写的串口读写程序,波特率可调,亲测可用。(this is a program for UART by verilog, which is useful.)
    2015-10-24 14:46:46下载
    积分:1
  • 696524资源总数
  • 103838会员总数
  • 43今日下载