登录
首页 » VHDL » 用verilog写的基于cpld的出租车计费器的源码,需要的参考一下

用verilog写的基于cpld的出租车计费器的源码,需要的参考一下

于 2022-06-11 发布 文件大小:1.22 MB
0 126
下载积分: 2 下载次数: 1

代码说明:

用verilog写的基于cpld的出租车计费器的源码,需要的参考一下-Use verilog to write a taxi based cpld billing device source code, need to refer to

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VGA
    verilog vga 图像处理(verilog vga)
    2013-10-15 19:00:16下载
    积分:1
  • liuy
    一个精确时钟的v-log程序,只用一个全局时钟,增加了精确度(An accurate clock in the v-log program, only one global clock, increased accuracy)
    2010-08-25 12:26:25下载
    积分:1
  • generic_dpram
    IT IS THE DP MEMORY MODULE. IT CONTROLS THE DP MEMORY
    2013-09-30 19:03:40下载
    积分:1
  • sd_vga_photo
    fpga读取sd卡内容并且通过vga接口在显示器上显示图片(fpga read sd card contents and by vga interface to display pictures on the monitor)
    2016-04-18 13:53:44下载
    积分:1
  • Ddiggitalfiili
    数字滤波器的C语言实现,,包含高通、低通、带通滤波器 (The C language implementation of the digital filter, including the high-pass, low pass, band-pass filter)
    2020-07-03 01:40:01下载
    积分:1
  • FSM
    lap trinh FSM may trang thai
    2014-10-22 15:56:39下载
    积分:1
  • gmii_tx_mac
    实现千兆以太网数据发送,通过GMII接口向PHY写数据,控制PHY发送数据。(Implementation of Gigabit Ethernet data transmission, write data to the PHY through the GMII interface, control PHY data.)
    2013-08-08 15:24:43下载
    积分:1
  • 由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证
    由VHDL 语言实现的D触发器利用的是QUARTUES环境已经得到验证-By the VHDL language using the D flip-flop is QUARTUES environment has been tested
    2022-05-08 21:19:33下载
    积分:1
  • costas
    costas的verilog程序,包含乘法器,DDS,鉴相器,环路滤波器等模块(costas the verilog program, including multipliers, DDS, phase detector, loop filter modules)
    2011-08-19 10:20:53下载
    积分:1
  • ahb_master_latest.tar
    AHB master总线verilog实现(Implementation of AHB master bus Verilog)
    2020-07-01 22:20:02下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载