登录
首页 » VHDL » 针对于Virtex5FPGA的DDR2读写测试的完整工程

针对于Virtex5FPGA的DDR2读写测试的完整工程

于 2023-02-19 发布 文件大小:12.03 MB
0 141
下载积分: 2 下载次数: 2

代码说明:

资源描述针对于Virtex5FPGA的DDR2读写测试的完整工程,已测试可以使用,可以根据自己的ddr2配置自行更改。。。。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 键盘输入串口输出显示字符,通过串口显示键盘输入的字符
    键盘输入串口输出显示字符,通过串口显示键盘输入的字符-Keyboard input serial output display characters, the keyboard input through serial display characters
    2022-04-13 11:20:18下载
    积分:1
  • 这是我的毕业设计的SVPWM使永磁交流同步电动机…
    这是我毕业设计做的一个SVPWM同步永磁交流电机的控制系统,里面除了一个SVPWM的驱动算法之外,还有一个步进电机的控制器,以及基于QUARTUS7.2的NIOS II控制核心,通过PC的串口可以控制同步永磁交流电机和步进电机进行精确的定位。该系统较复杂,运用的知识也比较多,在SVPWM算法,PID算法,步进电机控制方面,NIOS II的串口编程等都有值得参考的地方。最好使用QUARTUS7.2编译,目标芯片是选用EP1C6Q240-This is my graduation project SVPWM make a permanent magnet AC synchronous motor control system, which apart from a driver SVPWM algorithm, there is a stepper motor controller, as well as QUARTUS7.2 based on the NIOS II control core, through PC serial port can be controlled permanent magnet AC synchronous motor and stepper motor for accurate positioning. The system is more complicated, the use of more knowledge, in the SVPWM algorithm, PID algorithm, stepper motor control, NIOS II serial programming, such as places are worth considering. QUARTUS7.2 compile the best use of the target chip is optional EP1C6Q240
    2023-05-08 19:40:04下载
    积分:1
  • crc_verilog_xilinx
    crc校验,非常好用,是从Xilinx的IP演化来的(crc脨 拢 脩茅 拢 卢 脟 鲁 拢 潞 脙脫脙 拢 卢 脢脟)
    2021-03-01 11:49:34下载
    积分:1
  • HuaWeiVerilog
    主要用来介绍如何编写高质量的verilog程序的(Is mainly used to describes how to write high-quality verilog programs)
    2020-09-18 09:07:55下载
    积分:1
  • SystemOfTaxiFeeBasedOnVerilogHDL
    摘 要:以上海地区的出租车计费器为例,利用Verilog HDL语言设计了出租车计费器,使其具有时间 显示、计费以及模拟出租车启动、停止、复位等功能,并设置了动态扫描电路显示车费和对应时间,显示 了硬件描述语言Verilog—HDL设计数字逻辑电路的优越性。源程序经MAX+PLUS Ⅱ软件调试、优 化,下载到EPF1OK10TC144—3芯片中,可应用于实际的出租车收费系统。 关键词:Verilog HDL;电子自动化设计;硬件描述语言;MAX+PLUSⅡ(Abstract: Shanghai taxi meter as an example, the use of Verilog HDL language designed taxi meter so that it will have the time display, billing, as well as analog taxis to start, stop, reset and other functions, and set up a dynamic scanning circuit shows that the fare and the corresponding time, shows the hardware description language Verilog-HDL design of the superiority of digital logic circuits. Source by MAX+ PLUS Ⅱ software debugging, optimization, downloaded to EPF1OK10TC144-3 chip, can be applied to the actual taxi fare collection system. Keywords: Verilog HDL electronic design automation hardware description language MAX+ PLUS Ⅱ)
    2007-09-11 10:52:52下载
    积分:1
  • 一百多个例子很好的verilog 学习资料,大家可以多多参考,适合初学者学习...
    一百多个例子很好的verilog 学习资料,大家可以多多参考,适合初学者学习-More than 100 examples of good learning materials Verilog, you can a lot of reference, suitable for beginners to learn
    2022-03-10 00:01:48下载
    积分:1
  • 本文通过大量的例子讲解VHDL。对于初学者来说是一本非常好的 教材...
    本文通过大量的例子讲解VHDL。对于初学者来说是一本非常好的 教材-Based on the large number of examples of VHDL. For a newcomer it is a very good teaching
    2022-01-26 04:23:45下载
    积分:1
  • 图像处理VHDL
    XAPP928,可以参考学习.里面包含了色温调整、GAMMA调整以及空间抖动增强灰度算法,这3个基本是现在平板显示设备常用的图像预处理算法。
    2022-02-28 13:41:00下载
    积分:1
  • FFT处理器,FPGA的设计,适用于信号处理技术参考…
    FFT处理器的FPGA设计方法,适合做信号处理的技术人员参考,用FPGA实现-FFT processor, FPGA design, suitable for signal processing technology for reference, using FPGA to achieve
    2022-12-05 04:55:03下载
    积分:1
  • 11-07-11
    AD9910实现脉冲内线性调频信号,仅供参考(AD9910 to achieve linear FM pulse signal, for reference only)
    2013-09-16 10:52:00下载
    积分:1
  • 696518资源总数
  • 106215会员总数
  • 5今日下载