登录
首页 » VHDL » ultractr源码,XPS技术,基于PPC平台

ultractr源码,XPS技术,基于PPC平台

于 2022-01-28 发布 文件大小:5.31 MB
0 88
下载积分: 2 下载次数: 1

代码说明:

ULTRACTR的源码,xps工程实现,基于PPC平台-ULTRACTR source code, xps engineering, based on the PPC platform

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bit // Data port, granularity 8
    // -*- Mode: Verilog -*- // Filename : wb_master.v // Description : Wishbone Master Behavorial // Author : Winefred Washington // Created On : 2002 12 24 // Last Modified By: . // Last Modified On: . // Update Count : 0 // Status : Unknown, Use with caution! // Description Specification // General Description: 8, 16, 32-bit WISHBONE Master // Supported cycles: MASTER, READ/WRITE // MASTER, BLOCK READ/WRITE // MASTER, RMW // Data port, size: 8, 16, 32-bit // Data port, granularity 8-bit // Data port, Max. operand size 32-bit // Data transfer ordering: little endian // Data transfer sequencing: undefined-//-*- Mode: Verilog-*- // Filename : wb_master.v // Description : Wishbone Master Behavorial // Author : Winefred Washington // Created On : 2002 12 24 // Last Modified By: . // Last Modified On: . // Update Count : 0 // Status : Unknown, Use with caution! // Description Specification // General Description: 8, 16, 32-bit WISH
    2023-03-16 01:05:04下载
    积分:1
  • nIOS_VGA
    用NIOSII生成的VGA显示程序,可以在显示器上显示通讯内容
    2009-10-12 20:58:00下载
    积分:1
  • spi_dac_ad7394_ad7395.v
    Verilog code of SPI configurator for DAC AD7394 and AD7395
    2014-09-11 21:58:15下载
    积分:1
  • This code implements the shift register functions, beginners can learn to learn
    本代码实现了移位寄存器功能,初学者可借鉴学习-This code implements the shift register functions, beginners can learn to learn
    2023-01-14 23:45:03下载
    积分:1
  • EMAC6
    verilog实现的FPGA三态以太网链路层通信代码,里面有状态机,并按各个模块的功能分了文件夹,还有说明文档,自定义帧的产生和接收,开发环境为Xilinx ISE,测试无误。(verilog realization FPGA Tri-Mode Ethernet link layer communication code, which the state machine, according to the function of each module sub folder, as well as documentation, self-defined frame generation and reception, the development environment for the Xilinx ISEtest and correct.)
    2013-01-09 00:04:20下载
    积分:1
  • BLUE
    说明:  利用EGO1数模混合口袋实验平台上的蓝牙模块与板卡进行无线通信。使用支持蓝牙 4.0 的手机与板卡上的蓝牙模块建立连接,并且通过手机 APP 发送命令,控制 FPGA 板卡上的硬件外设。(The Bluetooth module on the EGO1 digital-analog mixed pocket experimental platform is used to communicate with the board. The Bluetooth 4.0-enabled mobile phone is used to establish a connection with the Bluetooth module on the board, and commands are sent through the mobile phone APP to control the hardware peripherals on the FPGA board.)
    2020-06-24 02:00:02下载
    积分:1
  • XilinxFpgaDesignAndTest
    Xilinx fpga 设计培训中文教程,比较好的学习FPGA入门的教程(Xilinx fpga design training for Chinese curricula, better start learning FPGA Tutorial)
    2020-08-13 15:58:30下载
    积分:1
  • jj
    说明:  电子工程师学习的最好的学习资料,能够了解电子设计必学软件资料。建议珍藏,电子设计初学者必备(Electronic engineers to learn the best learning materials, to understand the electronic design will learn software data. Recommended collection, electronic design for beginners)
    2014-06-10 20:04:54下载
    积分:1
  • i2c_master
    verilog i2c master rtl+testbench 转自特权同学(verilog i2c master rtl+testbench)
    2017-06-15 16:30:14下载
    积分:1
  • ram32b
    VHDL code for 32 byte RAM
    2009-06-04 19:50:35下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载