登录
首页 » VHDL » FPGA design of the guiding principles, it is classic! Want to give everyone easy

FPGA design of the guiding principles, it is classic! Want to give everyone easy

于 2023-03-11 发布 文件大小:2.05 MB
0 115
下载积分: 2 下载次数: 1

代码说明:

FPGA设计的指导原则,很经典的!希望给大家方便-FPGA design of the guiding principles, it is classic! Want to give everyone easy

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 《Verilog HDL 程序设计教程》2
    《Verilog HDL 程序设计教程》2-"Verilog HDL Design Guide," 2
    2022-03-04 04:35:38下载
    积分:1
  • 一个霹雳灯的Verilog源程序,用PWM原理实现,产生了LED灯的渐弱效果...
    一个霹雳灯的Verilog源程序,用PWM原理实现,产生了LED灯的渐弱效果-a thunderbolt lights Verilog source files, using PWM principle realized, LED lights have a gradual effect of the weak
    2023-07-28 11:50:03下载
    积分:1
  • datamux
    dataflow muliplexer in FPGA
    2010-01-12 21:59:04下载
    积分:1
  • quartus-ii-automatically-assign-pins
    quartus ii 中自动分配管脚的三种方法(quartus ii automatically assign pins are three ways)
    2012-03-31 17:12:54下载
    积分:1
  • dualportram_vhdl
    采用VHDL硬件描述语言实现的双口径RAM块存储器的初始化(VHDL hardware description language using the dual-caliber RAM block memory initialization)
    2010-06-17 10:22:47下载
    积分:1
  • 93 std
    -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k-bit Booth multiplier. -- the design makes use of the new shift operators available in the VHDL-93 std -- this design passes the Synplify synthesis check -- download from: www.fpga.com.cn & www.pld.com.cn--- Booth Multiplier-- This file contains a ll the entity-architectures for a complete-- k- bit x k-bit Booth multiplier.-- the design mak es use of the new shift operators available in th e VHDL-93 std-- this design passes the Synplify synthesis check-- download from : www.fpga.com.cn
    2022-02-25 16:35:00下载
    积分:1
  • verilog_curr_design
    说明:  实现中采用 Verilog HDL 描述、 ModelSim 进行功能仿真、 Quartus II 进行逻辑综合和适配下载(Design of table tennis game machine)
    2020-07-16 21:49:36下载
    积分:1
  • ROM
    4 bit ROM for Quartus
    2009-09-14 08:45:22下载
    积分:1
  • AHDL
    AHDL语言介绍,很详细的介绍AHDL语言介绍,很详细的介绍(AHDL language introduction, a detailed explanation)
    2009-11-17 15:27:59下载
    积分:1
  • 用VHDL语言将二进制数据转换成十进制数据,并将十进制的每一个位分离出来单独存放。使用状态机实现,程序简单,仿真效果很理想,占用可编程器件的资源较少。...
    用VHDL语言将二进制数据转换成十进制数据,并将十进制的每一个位分离出来单独存放。使用状态机实现,程序简单,仿真效果很理想,占用可编程器件的资源较少。-VHDL language with the binary data into decimal data and decimal places separated from each store individually. Realize the use of state machine, the program is simple, simulation results are satisfactory, occupation of programmable devices have fewer resources.
    2023-03-27 15:30:04下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载