- 
                        pll
                        
                          fpga配置锁相环完整程序,使用quartus IP核,Verilog语言。(FPGA configuration PLL complete program, Verilog language.)                         
                            - 2020-06-20 17:00:01下载
- 积分:1
 
- 
                        CRC
                        
                          自己写的CRC的Verilog代码,在网上收集的crc相关的代码以及crc的matlab仿真代码(The CRC Verilog code written by myself, CRC related codes collected on the Internet and CRC matlab simulation code)                         
                            - 2020-06-17 15:42:36下载
- 积分:1
 
- 
                        exp12
                        
                          说明:  浙江大学计算机组成实验12指令扩展多周期CPU实现(The implementation of 12 instruction extended multi cycle CPU in Computer Composition Experiment of Zhejiang University)                         
                            - 2020-10-09 16:17:35下载
- 积分:1
 
- 
                        ZEDBOARD
                        
                          说明:  ZEDBOARD的管脚分配图和约束文件,包括PCB图和xdc文件(Pin assignment of ZEDBOARD)                         
                            - 2021-03-23 21:19:15下载
- 积分:1
 
- 
                        LIP6903CORE_CSC_RGB2YUV
                        
                          CSC RGB2YUV Verilog source code                         
                            - 2011-02-28 20:06:13下载
- 积分:1
 
- 
                        Three-phase-power
                        
                          利用FPGA,产生三相SPWM波,与后继硬件电路配合,形成三相电源。高效,实用。(Using FPGA, produce three-phase SPWM wave, with subsequent hardware circuit with the formation of three-phase power. Efficient and practical.)                         
                            - 2021-04-06 23:49:02下载
- 积分:1
 
- 
                        TLC1620
                        
                          基于FPGA的Verilog语言实现的六十进制计数器(FPGA-based Verilog language implementation of six decimal counter)                         
                            - 2015-04-23 16:23:15下载
- 积分:1
 
- 
                        rc6_decryption
                        
                          rc6 algorithm designed based on verilog and is verified                         
                            - 2020-12-01 21:59:28下载
- 积分:1
 
- 
                        verilog
                        
                          lbus总线:一般是两个FPGA之间的相连接总线。或者其余器件与FPGA之间的数据总线。一般的时候会设计到双向数据总线。如何完成读写的控制?这里介绍一种简易稳定的处理方法。利用IOBUF完成双向总线。                         
                            - 2022-09-02 10:20:03下载
- 积分:1
 
- 
                        Project_Gbit
                        
                          说明:  pc与fpga之间通过千兆以太网交换机实现网络通信(Network communication between PC and FPGA via Gigabit Ethernet switch)                         
                            - 2020-06-17 20:40:04下载
- 积分:1