登录
首页 » VHDL » 用verilog HDL语言,通过一个4位移位寄存器实现一个信号转化为HDB3码并进行测试...

用verilog HDL语言,通过一个4位移位寄存器实现一个信号转化为HDB3码并进行测试...

于 2023-05-23 发布 文件大小:940.00 B
0 87
下载积分: 2 下载次数: 1

代码说明:

用verilog HDL语言,通过一个4位移位寄存器实现一个信号转化为HDB3码并进行测试 -Using verilog HDL language, through a 4-bit shift register realization of a signal into HDB3 code and test

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • electricwatch
    用VHDL语言设计多功能的电子表。实现基本电子表的时间显示、闹钟、秒表等功能(VHDL language design with multi-functional electronic watch. The time table to achieve basic electronic display, alarm clock, stopwatch functions)
    2010-05-07 17:11:53下载
    积分:1
  • riscv-invicta-master
    说明:  有关risc-v cpu的问题,里面有一些有关cpu的设计(The problem of risc-v can be solved)
    2020-07-01 23:00:02下载
    积分:1
  • altfp_matrix_mult
    浮点数 矩阵乘法模块 verilog语言编写 可直接调用(Floating-point matrix multiplication module can directly call verilog language)
    2013-12-18 15:08:36下载
    积分:1
  • 具有多种功能的电子钟:闹钟、定时和修改…
    具有多种功能的电子钟:闹钟,报时和修改,定时闹钟,报时时间,带闹钟,报时开关。-with multiple functions of electronic bell : alarm clock, timer and modification, regular alarm clock, timer, with alarm clock, timer switches.
    2022-03-12 23:49:24下载
    积分:1
  • 电子密码锁
    电子密码锁-Electronic Code Lock
    2022-09-25 17:35:03下载
    积分:1
  • PWM_LED
    基于DE2_70平台,编写nios软核c代码,控制流水灯,硬件实现验证通过,适合入门(Based DE2_70 platform, written nios soft core c code, control water lights, verified by hardware implementation, suitable for entry)
    2014-07-21 11:48:06下载
    积分:1
  • Commonly used phase
    常用的锁相环技术,此程序是我在设计高频电路中运用的,具体见程序,经调试无问题-Commonly used phase-locked loop technology, this program is in the design I used in high-frequency circuits, see the specific procedures, no problem by debugging
    2022-10-15 08:30:03下载
    积分:1
  • c_fir_ppt
    C语言写得FIR滤波器代码,简单实用,是学习滤波器设计的好材料,附带PPT滤波器设计说明(C language written FIR filter code, simple and practical, is a good learning materials of filter design, with PPT filter design )
    2020-07-04 03:00:02下载
    积分:1
  • cic_compensating
    CIC 补偿滤波器。采用两种方法来设计,一个是frequency sampling method。另一个是Equal Rippler Design Method。这是一个非常有用的matlab代码。(CIC compensation filter. Two ways to design a frequency sampling method. The other is an Equal Rippler Design Method. This is a very useful matlab code.)
    2012-10-17 14:22:08下载
    积分:1
  • DTMB
    能够完美产生数字地面电视(DTMB)的信源的程序。帧头模式为模式一。信道可选择,信号加入频偏,延时,后经滤波器后输出。(Able to produce perfect digital terrestrial television (DTMB) of the source program. Mode is the mode a header. Channels to choose from, the signal adding offset, delay, after the filter output.)
    2013-07-25 11:22:28下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载