登录
首页 » VHDL » 是用VHDL语言写的对A/D转换模块的控制程序,希望对大家有帮助。...

是用VHDL语言写的对A/D转换模块的控制程序,希望对大家有帮助。...

于 2023-05-25 发布 文件大小:4.45 kB
0 89
下载积分: 2 下载次数: 1

代码说明:

是用VHDL语言写的对A/D转换模块的控制程序,希望对大家有帮助。-VHDL language is used on the A/D conversion module control procedures, in the hope that everyone has to help.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • this a fpga sparttan 3e based project in which i have made a game based on vg...
    this a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the main file included in the project.-this is a fpga sparttan 3e based project in which i have made a game based on vga interface . this file is the main file included in the project.
    2023-09-06 13:30:04下载
    积分:1
  • uart_tr(3)
    uart_tr 异步串口通信主机 使用verilog HDL语言编写(uart_tr the host of the uart )
    2015-06-08 21:02:17下载
    积分:1
  • FPGA-OFDM-communication-system
    说明:  基于ofdm系统的各个模块的VHDL程序,软件是用的ISE仿真的。绝对有用。(Ofdm systems based on VHDL program of each module, the software is to use the ISE simulation. Absolutely useful.)
    2011-03-18 16:58:35下载
    积分:1
  • RS_255_223_ENCODER
    rs255编码解码器,verilog描述,FPGA实现(RS255 223 ENCODER)
    2015-03-30 09:52:09下载
    积分:1
  • VHDL basic computing, the use of 8bit for the multiplier, will be the value of t...
    VHDL基本运算,采用8位为乘法器,将两个8位字符串的值输入相乘后
    2023-07-23 02:35:07下载
    积分:1
  • biss
    绝对位置编码器biss与FPGA之间的通信(Absolute position encoder biss communication with FPGA)
    2017-08-04 12:10:13下载
    积分:1
  • 100例VHDL语言解释,北京理工大学毕业…
    VHDL语言100例详解,北京理工大学ASIC研究生出版,这里是51~94个examples-VHDL language of 100 cases explain, Beijing Institute of Technology, Graduate ASIC publication, here is the 51 ~ 94 examples
    2022-04-16 00:12:16下载
    积分:1
  • 445.FPGA CNN
    说明:  vhdl cnn 您的帐号尚未开通,请上传编程资料开通或在线付费马上开通(vhdl cnnCategory: verilog All Download: FPGA_Based_CNN-master.zipSize:2.30 MB FavoriteFavorite Preview code View comments Description family:-app...)
    2020-02-08 11:45:08下载
    积分:1
  • FIFO design
    FIFo参考设计16x32 FIFO with simultaneous read/write operations.-FIFO design-16x32 FIFO with simultaneous read/write operations.
    2022-03-30 00:49:06下载
    积分:1
  • Written in the quaters of the size of the comparator output, verilog language wr...
    在quaters下写的比较数的大小输出,verilog语言写的,具有状态机和存储器-Written in the quaters of the size of the comparator output, verilog language written with the state machine and memory
    2022-02-26 07:00:13下载
    积分:1
  • 696518资源总数
  • 105901会员总数
  • 40今日下载