登录
首页 » VHDL » 多倍(次)分频器 请注意: 本例的各个源描述的编译顺序应该是: 52_divider.vhd 52_divider_...

多倍(次)分频器 请注意: 本例的各个源描述的编译顺序应该是: 52_divider.vhd 52_divider_...

于 2023-05-29 发布 文件大小:1.41 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

多倍(次)分频器 请注意: 本例的各个源描述的编译顺序应该是: 52_divider.vhd 52_divider_stim.vhd-Times (times) divider Please note: This case is described in various sources to compile the order should be: 52_divider.vhd 52_divider_stim.vhd

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 这是一个基于VHDL语言编程的电子琴源代码程序,希望可以帮到大家...
    这是一个基于VHDL语言编程的电子琴源代码程序,希望可以帮到大家-This is a keyboard based on the VHDL programming language source code program, the desire to help everyone
    2023-02-07 16:15:03下载
    积分:1
  • Shumaguan
    在BASYS3上实现跑马灯的功能。第一LED交替闪烁;第二LED由左至右逐个变亮,再逐个变暗;第三LED由右至左逐个变亮,再逐个变暗;第四LED由两边逐个变亮,再从中间逐个变暗。(Realize the function of the horse light on BASYS3. The first LED flashes alternately; second LED brightens from left to right and then darkens one by one; the third LED turns from right to left, then darkens one by one, and then darkens one by one; fourth LED is brightened by both sides, and then darkening from the middle.)
    2018-06-21 11:06:16下载
    积分:1
  • the CD
    本CD-ROM包括《Verilog-HDL实践与应用系统设计》一书中的全部例子,这些例子全部通过了验证。第七章以后的设计实例,不仅有Verilog-HDL的例子,也附了包括VB、VC++等源程序,甚至将DLL的生成方法也详尽地作了说明。 -the CD-ROM include "Verilog-HDL Practice and Application System Design," a book the whole Examples of these examples were passed certification. After the seventh chapter, a design example is not only Verilog-HDL example, the report include VB, VC and other source files, even DLL generator also described in detail.
    2023-04-27 17:15:04下载
    积分:1
  • AVR_Core.tar
    CPLD例程(语言)《Verilog HDL数字控制系统设计实例》AVR_Core.tar.gz-.rar(CPLDprogram dialogue /Verilog language design examples)
    2011-11-12 20:43:49下载
    积分:1
  • 华为经典FPGA设计全套入门技巧
    华为经典设计全套入门技巧,面试经验,设计技巧(Huawei Classic Design Complete Introduction Skills, Interview Experience, Design Skills)
    2020-07-01 23:00:02下载
    积分:1
  • RISC-V-Reader-Chinese-v2p1
    说明:  RISC-V 芯片设计规范,很有参考价值,开源芯片设计必备参考资料,希望对大家有帮助。(The RISC-V Foundation is chartered to standardize and promote the open RISC-V instruction set architecture)
    2020-07-01 23:00:02下载
    积分:1
  • Verilog 编写的ISP1362的控制器IP核,altera公司DE2系统中的源程序
    Verilog 编写的ISP1362的控制器IP核,altera公司DE2系统中的源程序-Verilog prepared ISP1362 controller IP core, altera company source DE2 System
    2022-07-27 16:33:17下载
    积分:1
  • xilinx_dna_read
    该模块已经成功运用在xilinx xc6slx45t,xc6slx75t多个产品中,经过实践证明,采用dna及其加密算法加密是一种成本低廉(无需另外加密芯片)可靠的加密手段。Xilinx Spartan-6 FPGA读取DNA数据并进行比较,产生比较结果信号输出。附带有xilinx DNA.ppt说明及调试注意事项。(The module has been successfully used in xilinx xc6slx45t, multiple xc6slx75t products, proven, and the encryption algorithm uses dna is a low-cost (no additional encryption chip) reliable means of encryption. Xilinx Spartan-6 FPGA reads the data and compare DNA to produce a comparison result signal output. Xilinx DNA.ppt comes with instructions and commissioning notes.)
    2020-10-15 20:07:29下载
    积分:1
  • Xilinx PicoBlaze的解释
    Xilinx picoBlaze explained
    2022-01-26 03:15:36下载
    积分:1
  • FPGA实现 DDS_讲的非常详细,师兄的一片论文
    FPGA实现 DDS_讲的非常详细,师兄的一片论文-FPGA realize DDS_ talked about in great detail, of a senior thesis
    2023-03-01 11:00:04下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载