登录
首页 » VHDL » RD1006

RD1006

于 2023-07-29 发布 文件大小:201.32 kB
0 122
下载积分: 2 下载次数: 1

代码说明:

RD1006--I2C与存储器的IP 代码及说明文档,lattice提供,I2C Controller for Serial EEPROMs 源代码可用,并且包含tb文件-RD1006-- I2C and memory IP code and documentation. Lattice offer I2C Controller for Serial EEPROMs source code available, and document contains tb-

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 1
    一个解决除法溢出的例子,可以学习到很多,注释很详细(A solution to the division overflow example, you can learn a lot, very detailed notes)
    2013-12-24 09:19:13下载
    积分:1
  • FPGASPI
    FPGA SPI 主要模块全部涵盖 时序解释 与DSP通信(FPGA SPI Timing interpretation covering all main modules communicate with the DSP)
    2020-12-09 13:49:20下载
    积分:1
  • VHDL tutorial for beginning learner
    VHDL tutorial for beginning learner
    2022-03-03 00:20:33下载
    积分:1
  • ise
    xilinx的时序约束实验,通过阅读本文档,你可以用全局时序约束来轻松提高已有的项目的系统时钟频率,同时你还可以用映射后静态时序报告以及布局布线后静态时序报告来分析你的设计性能(Xilinx timing constraints of the experiment, by reading this document, you can use the overall timing constraints to easily enhance existing projects the system clock frequency, at the same time you can also use static timing report after mapping, as well as after placement and routing static timing analysis report to you design performance)
    2007-09-20 14:30:52下载
    积分:1
  • Verilog 编写的ISP1362的控制器IP核,altera公司DE2系统中的源程序
    Verilog 编写的ISP1362的控制器IP核,altera公司DE2系统中的源程序-Verilog prepared ISP1362 controller IP core, altera company source DE2 System
    2022-07-27 16:33:17下载
    积分:1
  • 本人编写的定点除法器,开发软件为XILINX的ISE6.2,通过PAR仿真.
    本人编写的定点除法器,开发软件为XILINX的ISE6.2,通过PAR仿真.-I prepared for the sentinel division, the development of software for the ISE6.2 Xilinx, PAR through simulation.
    2022-09-14 19:00:03下载
    积分:1
  • 666基于FPGA的MVB2类设备控制器设计_幸柒荣
    本文首先对多功能车辆总线的基本原理进行了简要的概述,接着对其实时协议进行了分析,然后对 MVB2 类设备控制器的功能及其功能模块的划分设计进行了详细的分析;最后对各功能模块进行了编程实现,并给出了仿真验证波形。(Firstly, the basic principle of the multifunction vehicle bus are briefly outlined, then analyze the real time protocol, then carried out a detailed analysis of the classification of the design function and the function module of the MVB2 device controller; finally, the function of each module of the program, and gives the simulation waveforms.)
    2017-10-24 10:57:41下载
    积分:1
  • vhdl 基于ADC0809 A/D转换控制器的设计实验
    vhdl 基于ADC0809 A/D转换控制器的设计实验-vhdl ADC0809
    2022-02-25 21:38:23下载
    积分:1
  • PCI总线仲裁参考设计,Quicklogic提供的verilog代码
    PCI总线仲裁参考设计,Quicklogic提供的verilog代码-PCI bus arbitration reference design, pioneered the Verilog code
    2022-03-11 02:19:45下载
    积分:1
  • 8-fft
    FFT 8 PT RDX 2 USING VERILOG
    2014-03-31 02:35:31下载
    积分:1
  • 696518资源总数
  • 105949会员总数
  • 22今日下载