登录
首页 » VHDL » 数字电子设备上下计数器的实现

数字电子设备上下计数器的实现

于 2022-01-26 发布 文件大小:8.31 kB
0 141
下载积分: 2 下载次数: 1

代码说明:

上/下计数器是有用的大规模集成

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sd_sdram_lcd
    sd_sdram_lcd 是读取SD卡中的数据,然后通过LCD显示(It is to read the data in SD card and display it by LCD)
    2019-05-14 14:35:49下载
    积分:1
  • 本设计是针对LEON3 Altera Nios II startix2
    This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOTE: the test bench cannot be simulated with DDR enabled because the Altera pads do not have the correct delay models. * How to program the flash prom with a FPGA programming file 1. Create a hex file of the programming file with Quartus. 2. Convert it to srecord and adjust the load address: objcopy --adjust-vma=0x800000 output_file.hexout -O srec fpga.srec 3. Program the flash memory using grmon: flash erase 0x800000 0xb00000 flash load fpga.srec-This leon3 design is tailored to the Altera NiosII Startix2 Development board, with 16-bit DDR SDRAM and 2 Mbyte of SSRAM. As of this time, the DDR interface only works up to 120 MHz. At 130, DDR data can be read but not written. NOTE: the
    2022-05-18 19:00:04下载
    积分:1
  • tdc
    time to digital convertor
    2011-09-22 16:25:50下载
    积分:1
  • OFDM_FPGA
    采用FPGA 来实现一个基于OFDM 技术 的通信系统中的基带数据处理部分,即调制解调器。其中发射部分的调制 器包括:信道编码(Reed-Solomon 编码),交织,星座映射,FFT 和插 入循环前缀等模块。(FPGA to implement a baseband data based on OFDM technology in the communication system processing section, namely modem. Transmitter modulator includes: channel coding (Reed-Solomon coding), interleaving, constellation mapping, FFT and insert the cyclic prefix modules.)
    2012-05-22 14:28:42下载
    积分:1
  • MD5
    哈希算法FPGA实现代码,采用MD5算法,并给出了仿真波形。(MD5 hashing algorithm for FPGA implementation code)
    2020-07-03 00:40:02下载
    积分:1
  • sram 读写小程序,用verilog编写的,请各位高手指教
    sram 读写小程序,用verilog编写的,请各位高手指教-SRAM read and write small programs using Verilog prepared, please enlighten you master
    2022-07-03 11:53:36下载
    积分:1
  • biaojue4
    此代码实现4人表决功能,4人中有三人同意即为通过。(Four voting)
    2013-10-29 21:46:07下载
    积分:1
  • LDPC_Encoder
    说明:  verilog 编写的ldpc编码,含有两个文件(LDPC written by Verilog)
    2021-03-08 19:19:28下载
    积分:1
  • pid-vhdl
    基于vhdl的pid控制器设计,可以用quartus等软件实现。数字控制系统pid设计源代码。(Pid controller based on VHDL design, can use the quartus software implementation, etc. Digital pid control system design of source co)
    2014-05-12 21:15:37下载
    积分:1
  • verilog实现的“六进制约翰逊计数器”。
    verilog实现的“六进制约翰逊计数器”。-verilog implementation of the " six hexadecimal Johnson counters."
    2022-05-10 11:02:11下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载