登录
首页 » VHDL » de2_clock on altera de2 board

de2_clock on altera de2 board

于 2022-01-29 发布 文件大小:56.95 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

de2_clock on altera de2 board

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • al422b
    AL422B,FPGA写的控制时序。XIWANGDUIDAJIAYOUYONG(AL422B,timing of AL422b.)
    2014-04-17 21:41:09下载
    积分:1
  • wom_kg
    ϵͳʱ
    2006-03-13 15:09:50下载
    积分:1
  • vga
    利用FPGA控制VGA显示器显示字符汉字的程序,里面有注释。(VGA display with FPGA control procedures Kanji characters, there are comments.)
    2013-11-25 11:59:13下载
    积分:1
  • FPGA
    基于FPGA的数字系统设计,包含原理、工程应用和案例。(FPGA-based digital system design, including theory, engineering applications and cases.)
    2010-10-12 21:34:00下载
    积分:1
  • gcounter1
    数字钟vhdl实现,在线测试无误,具有闹钟,对表功能(Digital clock vhdl implementation, online testing is correct, with alarm, the table function)
    2013-10-19 22:06:16下载
    积分:1
  • EDA
    说明:  十进制到十六进制转换的程序。程序要求从键盘取得一个十进制数,然后把该数以十六进制的形式在屏幕上显示出来。(Decimal to hex conversion program. Procedural requirements to obtain a decimal number from the keyboard, and then the hexadecimal number to be displayed on the screen.)
    2011-03-27 16:42:04下载
    积分:1
  • fullbridge_double_frequency
    建立了单相的PWM整流器电路闭环控制的仿真模型。版本R2007(The simulation model of the closed-loop control of single-phase PWM rectifier circuit. Version R2007)
    2021-02-02 09:10:00下载
    积分:1
  • Frequency-measurement
    频率计,测量频率。可测范围为100HZ至60khz.测量比较稳定。基于MSPg2553(Frequency meter, measuring frequency. Measurable range 100HZ to 60khz. Stable measurement)
    2012-08-22 11:59:22下载
    积分:1
  • AD9250 204b Verilog源码
    说明:  AD9250是一款双通道14位ADC,最高采样速率250 MSPS,JESD204B Subclass 0或Subclass 1编码串行数字输出(The ad9250 is a dual channel 14 bit ADC with a maximum sampling rate of 250 MSPs and jesd204b sub class 0 or sub class 1 coded serial digital output)
    2021-04-14 11:01:55下载
    积分:1
  • AGC
    The AGC is a smart programmable gain amplifier (PGA). The amplifier gain is adjusted based upon the input signal level so that the output is at a specified Target Gain. The AGC can be configured to be either a mono or stereo input / output component. For illustration purposes, the following discussion will highlight the stereo configuration.
    2017-12-01 17:26:59下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载