登录
首页 » VHDL » de2_clock on altera de2 board

de2_clock on altera de2 board

于 2022-01-29 发布 文件大小:56.95 kB
0 177
下载积分: 2 下载次数: 1

代码说明:

de2_clock on altera de2 board

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ModelSim waveform can be compared to the current functional simulation with a re...
    ModelSim的波形比较的功能可以将当前仿真与一个参考数据(WLF文件)进行比较,比较的结果可以在波形窗口或者列表窗口中查看,也可以将比较的结果生成一个文本文件-ModelSim waveform can be compared to the current functional simulation with a reference (WLF paper ), the results can be compared in the waveform window or window List View, it will also compare the results generate a text file
    2023-05-21 00:20:02下载
    积分:1
  • 检测上升沿的verilog程序,有验证程序,可用synplify验证
    检测上升沿的verilog程序,有验证程序,可用synplify验证-Detection of rising edge of the Verilog procedures, there is the verification process can be used to verify Synplify
    2022-01-31 05:33:02下载
    积分:1
  • 一个可编程的间隔定时器的设计,8253要完成的功能,实…
    设计一个可编程间隔定时器,完成8253的功能,实现以下几点要求: 1、 含有3个独立的16位计数器,能够进行3个16位的独立计数。 2、 每一种计数器具有六种工作模式。 3、 能进行二进制/十进制减法计数。 4、 可作定时器或计数器。 -The design of a programmable interval timer, 8253 to complete the function, realize the following requirements: 1, contains three independent 16-bit counter, capable of three independent 16-bit count. 2, each with six counter mode. 3, can be binary/decimal subtraction count. 4, can be used for the timer or counter.
    2022-08-20 11:53:35下载
    积分:1
  • FPGA中按键弹跳消除模块的研究与应用,原理和例子都非常好
    FPGA中按键弹跳消除模块的研究与应用,原理和例子都非常好-FPGA to eliminate bounce in key research and application modules, principles and examples are very good
    2022-02-20 02:12:06下载
    积分:1
  • FFT处理器,FPGA的设计,适用于信号处理技术参考…
    FFT处理器的FPGA设计方法,适合做信号处理的技术人员参考,用FPGA实现-FFT processor, FPGA design, suitable for signal processing technology for reference, using FPGA to achieve
    2022-12-05 04:55:03下载
    积分:1
  • Writing Testbenches using System Verilog
    Material to learn how to use system verilog and how to write testbenches for verification.
    2018-02-09 17:24:25下载
    积分:1
  • 8051core-Verilog
    用verilog在FPGA内部实现8051内核,超好、超难找的资料!共享出来!(Verilog FPGA internal 8051 core, super, super hard to find! Shared out!)
    2020-06-28 22:00:02下载
    积分:1
  • shift example
    shift example for verilog
    2018-12-18 05:24:04下载
    积分:1
  • Ssmic13g_hs_nM
    中芯国际130nm库文件,在DC综合练习中可以使用,并能帮帮助理解库的含义-DC Veriog,已通过测试。 (SMIC 130nm library file, you can use in the DC Comprehensive Exercises, and help to help understand the meaning of the library-DC Veriog has been tested.)
    2012-07-19 20:25:03下载
    积分:1
  • LED blinker : LED1 blink every second, LED2 blink every minute
    与Xilinx spartan6评估委员会结合的小型项目示例。
    2023-02-03 21:50:03下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载