登录
首页 » VHDL » 过滤多相

过滤多相

于 2022-02-22 发布 文件大小:22.81 kB
0 164
下载积分: 2 下载次数: 1

代码说明:

我的项目执行 filtrage 和抽取使用多相分解,在这种情况下,抽取因子被带到 5,所以筛选器由 5 集团过滤器和每个 oprates 在频率采样除以 5

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ISARCSSim_dr
    基于CS的一维距离像(HRRP)及FFT成像对比(CS-based HRRP and FFT HRRP)
    2021-01-13 19:58:49下载
    积分:1
  • 先进先出
    第一次输入和输出第一缓冲 vhdl 代码
    2023-02-16 13:20:04下载
    积分:1
  • VER_I2C_EEPROM
    EEPROM 的verilog仿真模型(cat24cxx系列)(verilog simulition Model of EEPROM,include cat24cxx)
    2016-10-15 11:37:50下载
    积分:1
  • Interpolator-of-polyphase-filter
    代码用两种方法设计了一个基于多相滤波的内插器,低通滤波器采用128阶凯撒窗,内插倍数32,并且给定信号范围,验证了内插器的正确性,画出了内插前后信号的频谱。(The code design the interpolator based on polyphase filter using two methods.The low pass filter is 128 order Caesar window and interpolation multiple is 32.I give the range of the signal to verify the interpolator and plot the spectrum of the signal before and after the interpolator. )
    2021-01-09 13:18:51下载
    积分:1
  • ZF-SIC_TPA
    迫零-串行干扰删除检测的程序,包括16QAM和QPSK(Zero forcing- Interference Cancellation detection procedures, including 16QAM and QPSK)
    2020-10-23 15:27:22下载
    积分:1
  • rscode
    R S编 解 码 实 现 代 码 verilog语言(RS CODE AND ENCODE)
    2013-05-19 16:19:55下载
    积分:1
  • rs-codec(255-223)
    RS编码是一种纠错码,本程序实现RS(255,223)用FPGA 实现RS编码,程序在Quartus II中调试通过。(RS coding is an error-correcting codes, the procedures for the realization of RS (255,223) with FPGA realization of RS codes, in the Quartus II program through the debugger.)
    2021-05-13 00:30:02下载
    积分:1
  • VHDL编写的数字钟,在Q
    VHDL编写的数字钟,在Q-ii下编译,实现闹铃设置与定时闹铃,分时秒显示-VHDL prepared digital clock, in the Q-ii under the compiler to achieve regular alarm and alarm settings, time-seconds display
    2022-12-10 02:20:03下载
    积分:1
  • xilinx_dna_read
    该模块已经成功运用在xilinx xc6slx45t,xc6slx75t多个产品中,经过实践证明,采用dna及其加密算法加密是一种成本低廉(无需另外加密芯片)可靠的加密手段。Xilinx Spartan-6 FPGA读取DNA数据并进行比较,产生比较结果信号输出。附带有xilinx DNA.ppt说明及调试注意事项。(The module has been successfully used in xilinx xc6slx45t, multiple xc6slx75t products, proven, and the encryption algorithm uses dna is a low-cost (no additional encryption chip) reliable means of encryption. Xilinx Spartan-6 FPGA reads the data and compare DNA to produce a comparison result signal output. Xilinx DNA.ppt comes with instructions and commissioning notes.)
    2020-10-15 20:07:29下载
    积分:1
  • ps2_key_dds_50M
    利用xilinx开发板,使用嵌入式系统,编写的ps2键盘和利用dds原理产生正弦波的程序(Using xilinx development board, the use of embedded systems, the preparation of the ps2 keyboard and use the procedures dds elements of the sine wave)
    2010-10-26 18:22:33下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载