-
S03_基于ZYNQ的DMA与VDMA的应用开发
VIVADO dma以及vdma 使用文档 基于ZYNQ 7020(vivado DMA&VDMA example text of zynq)
- 2020-06-17 11:40:02下载
- 积分:1
-
黄金时段介绍STA
PrimeTime Intro to STA
-PrimeTime Intro to STA
- 2022-12-10 13:05:05下载
- 积分:1
-
iic
说明: 通过iic总线实现数据的读和写,以及基于的modelsim测试。(Through the iic bus to achieve data reading and writing,and based on the modelsim test.)
- 2019-10-08 15:04:32下载
- 积分:1
-
EDA 双向端口的输入输出程序 快点来下在啊
EDA 双向端口的输入输出程序 快点来下在啊 -EDA port bi-directional input and output procedures to hurry up in the ah
- 2022-04-22 18:44:53下载
- 积分:1
-
demo_as32ttl1w
说明: 可以获取各种字符,并在数码管显示出来,非常的靠谱且稳定(Various characters can be acquired and displayed on the digital tube.)
- 2020-06-16 15:00:02下载
- 积分:1
-
93 std
-- Booth Multiplier
-- This file contains all the entity-architectures for a complete
-- k-bit x k-bit Booth multiplier.
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
-- download from: www.fpga.com.cn & www.pld.com.cn--- Booth Multiplier-- This file contains a ll the entity-architectures for a complete-- k- bit x k-bit Booth multiplier.-- the design mak es use of the new shift operators available in th e VHDL-93 std-- this design passes the Synplify synthesis check-- download from : www.fpga.com.cn
- 2022-02-25 16:35:00下载
- 积分:1
-
ISE为开发环境,Verilog语言编写程序
以ISE为开发环境,Verilog语言编写程序。功能:FPGA控制 LCD_1602动态显示秒表(In the development environment of ISE, Verilog language is used to write programs. Function: LCD_1602 dynamic display stopwatch controlled by FPGA)
- 2020-06-20 00:00:02下载
- 积分:1
-
altera公司cpld的原理图库(protel格式)
altera公司cpld的原理图库(protel格式)-sch.lib about altera s cpld.
- 2022-03-18 02:53:20下载
- 积分:1
-
2004 SNUG of systemverilog
2004 SNUG of systemverilog
- 2022-09-09 13:40:02下载
- 积分:1
-
iic_m
该代码实现了IIC对24C02的读写,写采用页写的方式,读采用随机的方式。(This code implements the IIC on 24C02 read and write, write, write using the page mode, read random way.)
- 2015-10-10 10:49:48下载
- 积分:1