登录
首页 » VHDL » dds算法的fpga实现 altera 根据不同设置,输出不同频率的信号源...

dds算法的fpga实现 altera 根据不同设置,输出不同频率的信号源...

于 2022-03-02 发布 文件大小:1.04 MB
0 131
下载积分: 2 下载次数: 1

代码说明:

dds算法的fpga实现 altera 根据不同设置,输出不同频率的信号源-dds algorithm to achieve fpga set according to different altera, the output of the signal source at different frequencies

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • verilog-learning-of-HuaWei
    华为公司学习verilog的资料,绝密资料,想学习verilog编程,想学习FPGA,想以后进华为公司的都可以看看。(Huawei learning verilog information, confidential information, want to learn verilog programming, want to learn FPGA, think later into the Huawei can see.)
    2013-07-23 14:48:30下载
    积分:1
  • hdb3
    这是一个很全的HDB3译码的verilog程序,用于FPGA入门所用,verilog的入门很好的程序(This is a very wide of the HDB3 decoding verilog program for entry-FPGA used, verilog entry procedures for good)
    2021-04-22 16:08:48下载
    积分:1
  • RTC-DS1307-interfacing-with-PIC
    Real time Clock DS1307 interacing with PIC using I2C.
    2013-03-06 13:52:42下载
    积分:1
  • ozgul2013
    说明:  Digital pre-distortion (DPD) is an advanced digital signal-processing technique that mitigates the effects of power amplifier (PA) nonlinearity in wireless transmitters. DPD plays a key role in providing efficient radio digital front-end (DFE) solutions for 3G/4G basestations and beyond. Modern FPGAs are a promising target platform for the implementation of flexible wireless DFE solutions, including DPD.
    2019-01-05 18:20:30下载
    积分:1
  • 100powertips
    these are the source codes for the book " 100 power tips for FPGA designers"
    2012-08-20 14:59:29下载
    积分:1
  • spi-MRAM
    Everspin SPI MRAM chipset(MR25H10,MR25H40,MR25H256)
    2013-08-14 12:05:26下载
    积分:1
  • 用FPGA实现的模糊控制器 部分用VHDL编写的源程序
    用FPGA实现的模糊控制器 部分用VHDL编写的源程序-Using FPGA to achieve some of the fuzzy controller using VHDL source code prepared
    2022-03-26 02:28:39下载
    积分:1
  • 通过实例的VHDL程序设计
    VHDL programming by example
    2022-03-19 05:46:52下载
    积分:1
  • 带自适应波特率发生器UART实现,经过FPGA验证的!
    带自适应波特率发生器UART实现,经过FPGA验证的!-UART baud rate generator with adaptive realization, after FPGA validation!
    2023-01-21 06:20:04下载
    积分:1
  • T200071012217h
    此源码为线性相位滤波的vhdl源码与设计心的体会,理论分分析与工程实践总结相结合,有非常大的参考价值 可直接使用。 (The source for the linear phase filter VHDL source code and design of the heart experience, theoretical analysis to summarize the combination of engineering practice, a very large reference value can be used directly.)
    2012-07-10 16:08:08下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载