登录
首页 » VHDL » 大唐电信的FPGA设计经验,内部资料,详细完整,很有参考价值...

大唐电信的FPGA设计经验,内部资料,详细完整,很有参考价值...

于 2022-03-04 发布 文件大小:945.01 kB
0 141
下载积分: 2 下载次数: 1

代码说明:

大唐电信的FPGA设计经验,内部资料,详细完整,很有参考价值-Datang Telecom

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 串uart的vhdl,verilog,lattic实现原码 里面有四个文件,分别UART 源码 (lattice version)uart 源码 (Veri...
    串uart的vhdl,verilog,lattic实现原码 里面有四个文件,分别UART 源码 (lattice version)uart 源码 (Verilog)uart 源码 (VHDL)uart16550.tar-uart series of vhdl and verilog. lattic achieve the original code, there are four documents, Source respectively UART (lattice version) uart source (Verilog) uart source (VHDL) uart16550.tar
    2022-04-12 23:45:53下载
    积分:1
  • edc_spi_command
    单片机和FPGA的通信程序,发送5个数,传输稳定,可以自行修改可一次传多个数(MCU and FPGA communication program, send five the number of stable transmission, you can modify the number may be more than one pass)
    2013-09-14 21:09:52下载
    积分:1
  • fpgaaverilogamaxamin
    verilog 编写的比较最大值最小值得的程序,而且能够求出最大最小值在ram中存储的位置,测试通过下载即用(Comparison of the maximum write verilog smallest worthwhile program, and minimum and maximum values ​ ​ can be obtained is stored in ram position, the test that is used by downloading)
    2013-06-06 15:44:48下载
    积分:1
  • cpld/fpga common adder Verilog design procedures
    cpld/fpga常用加法器设计的verilog程序-cpld/fpga common adder Verilog design procedures
    2022-08-19 10:20:20下载
    积分:1
  • 是verilog例子。初级适用。包括了简单的例子。
    是verilog例子。初级适用。包括了简单的例子。-example. The initial application. Including a simple example.
    2022-05-31 23:36:48下载
    积分:1
  • Get-20-point
    this program get 20 point from user and draw functions.
    2014-01-09 03:25:06下载
    积分:1
  • Continuous_acoustic_emission_board
    说明:  多通道连续声发射数据采集,每个通道最大5M,采用verilog编程,内部用状态机。(Multichannel continuous acoustic emission data acquisition, each channel up to 5M, using Verilog programming, internal state machine.)
    2020-06-25 13:00:01下载
    积分:1
  • dct_verilog
    用FPGA实现dct变换。verilog语言实现,在quartus9.0中验证,含整个工程(dct transform verilog language in quartus9.0 verify, with the entire project)
    2020-12-02 18:59:24下载
    积分:1
  • VerilogDHL
    VerilogHDL教程,很详细全面的Verilog教程,循序渐进,由浅入深,十分好的学习资料(VerilogHDL tutorial, very detailed and comprehensive Verilog tutorial, step by step, progressive approach, a very good learning materials)
    2011-07-13 14:19:53下载
    积分:1
  • source
    说明:  altera fpga 实现fft,用fft IP核,有matlab仿真代码(Altera FPGA implementation of FFT, FFT IP core, matlab simulation code)
    2020-12-18 20:29:11下载
    积分:1
  • 696516资源总数
  • 106415会员总数
  • 3今日下载