登录
首页 » VHDL » 移位寄存器。verilog VHDL

移位寄存器。verilog VHDL

于 2023-06-29 发布 文件大小:1.08 kB
0 103
下载积分: 2 下载次数: 1

代码说明:

shift register. vhdl verilog

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Gap_Finder
    this example finds the gapes that are existed in a word
    2010-01-29 18:41:25下载
    积分:1
  • tcoug
    Synopsys® Timing Constraints and Optimization User Guide
    2014-08-23 17:37:56下载
    积分:1
  • Verilog语言手册
    Verilog Language Manual
    2022-04-19 20:28:43下载
    积分:1
  • ads8361_avl
    Interface for ADS8361 TI ADC IP Core for ALTERA NIOS2
    2013-04-04 16:12:13下载
    积分:1
  • QPSK_DDS
    说明:  Implementing QPSK using DSS
    2020-01-14 06:00:57下载
    积分:1
  • KEY SCAN VHDL
    自己写的键盘的扫描4乘4的键盘VHDL 很好用的-KEY SCAN VHDL
    2022-07-16 19:10:38下载
    积分:1
  • UART串口传输的Verilog RTL
    uart串口传输的verilog RTL级源码,已通过仿真验证。文件主要包含发送、接受位处理,发送、接受字节帧处理,对学习串口通信的朋友很有帮助-uart serial transmission verilog RTL-level source code has been verified by simulation. File mainly contains the send, receive digital processing, sending, receiving bytes of frame processing, serial communications, a friend of learning helps
    2022-01-28 20:31:09下载
    积分:1
  • I2C
    K2FPGA开发板实验教程——I2C协议说明及verilog实现读写I2C器件,中文内涵代码,验证可用。(K2FPGA development board test tutorial- I2C protocol description and verilog read and write I2C devices, Chinese connotation code to verify availability.)
    2014-03-28 16:37:59下载
    积分:1
  • Tuart_tx_rxh
    该工程用verilog编写,已通过串口调试助手调试通过,接收模块采采用8倍波特率采样数据,有较好的滤波功能,在PC上完成自发自收功能。 (The project is written in verilog debugging through serial debugging assistant, adopted 8 times the baud rate sampling data receiver module, better filtering done on the PC spontaneous self-closing function.)
    2012-08-26 10:39:49下载
    积分:1
  • nseval
    nseval - Object evaluation, includes control method execution.
    2014-10-15 14:18:05下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载