网站首页

看了好多网了，发现有2to4译码，3to8译码，今天我要用4to16译码，写完了就发了上来...

于 2022-03-09 发布文件大小:93.08 kB

 0  91

下载积分: 2 下载次数: 1

我要下载

代码说明：

看了好多网了，发现有2to4译码，3to8译码，今天我要用4to16译码，写完了就发了上来-saw a lot of net and found 2to4 decoding, 3to8 decoding, today, I must 4to16 decoding, finished on the fat in the ranks

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

AES
AES算法部分模块行位移列变换以及主题程序加密解密(AES algorithm transforms part of the module rows and columns relating to the displacement of encryption and decryption program)

2016-04-14 12:05:02下载

积分：1
HDB3
用Verilog HDL语言进行HDB3编码，并通过Quartus Ⅱ仿真验证(With the Verilog HDL language HDB3 coding, and simulation by Quartus Ⅱ)

2020-11-30 11:19:28下载

积分：1
DDC
说明：数字下变频verilog实现，项目中常用模块(apply the digital down frequency in my project)

2020-12-08 11:29:20下载

积分：1
elecfans.com-verilog教程书
从入门到精通，从简单到难，带你轻轻松松玩转FPGA(It is used to measure noise and detect road noise pollution. It is accurate and has good effect.)

2018-03-10 20:48:26下载

积分：1
VHDL_APPOINTMENT TIME(Hẹn thời gian hiển thị LCD sử dụng ngôn ngữ VHDL)
VHDL_APPOINTMENT TIME(Hẹn thời gian hiển thị LCD sử dụng ngôn ngữ VHDL)

2022-01-25 18:25:54下载

积分：1
RTC
verilog编写的RTC（实时时钟）包含APB总线接口、时钟计时部分等(verilog prepared by the RTC (real time clock) contains APB bus interface, clock time some other)

2009-12-19 23:51:50下载

积分：1
基于任意波形发生器的实现可编程逻辑器件…
基于可编程逻辑器件实现任意波形发生器VHDL源代码-Programmable logic device based on the arbitrary waveform generator implementation VHDL source code

2023-05-09 22:45:03下载

积分：1
BNN-PYNQ-master
在PYNQ-Z1上搭建二值神经网络(BNN)(Building two value neural network (BNN) on PYNQ-Z1)

2018-01-15 11:34:33下载

积分：1
DCT_IDCT
DCT and Idct with vhdl and verilog

2017-11-22 17:15:12下载

积分：1
program vending machine at the core function, with three kinds of commodity pric...
程序实现自动售货机的核心功能，设有3种价格的商品，可选择数量，有找钱功能。-program vending machine at the core function, with three kinds of commodity prices, the number of choice, having to function.

2022-12-29 09:45:03下载

积分：1

696518资源总数
105885会员总数
31今日下载

看了好多网了，发现有2to4译码，3to8译码，今天我要用4to16译码，写完了就发了上来...

0 个回复

热门标签

热门下载