登录
首页 » VHDL » 这是“VHDL设计”讲稿,希望对初学者有用,

这是“VHDL设计”讲稿,希望对初学者有用,

于 2022-03-13 发布 文件大小:864.61 kB
0 132
下载积分: 2 下载次数: 1

代码说明:

这是“VHDL设计”讲稿,希望对初学者有用,-"VHDL design" script, useful for beginners, thank you! !

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDLman
    VHDL book for reference
    2010-01-18 17:40:26下载
    积分:1
  • DDS_Power
    FPGA上的VERILOG语言编程。通过查找表实现直接数字频率合成。在主控部分通过键盘选择正弦波,方波,三角波,斜波,以及四种波形的任意两种的叠加,以及四种波形的叠加;通过控制频率控制字C的大小,以控制输出波形频率,实现1Hz的微调;通过地址变换实现波形相位256级可调;通过DAC0832使波形幅值256级可调;通过FPGA内部RAM实现波形存储回放;并实现了每秒100HZ扫频。(FPGA on the verilog language programming. Lookup table through direct digital frequency synthesis. In part through the control of the keyboard to choose sine, square, triangle wave, sloping wave, and four arbitrary waveform two superposed and the stack of four waveform; by controlling the frequency control word on the size, in order to control the output waveform frequency, 1 Hz to achieve the fine-tuning; Address transform through waveform phase adjustable 256; DAC0832 so through waveform amplitude adjustable 256; FPGA through internal RAM to the waveform storage intervals; and achieve a 100 per second sweep 9999.)
    2007-04-17 23:43:32下载
    积分:1
  • With VHDL Design and Implementation of the multi
    用vhdl设计实现的多功能电子钟,可有日历,闹钟,修改等多种功能-With VHDL Design and Implementation of the multi-functional electronic bell, can have a calendar, alarm clock, to amend a variety of functions such as
    2022-03-11 03:55:41下载
    积分:1
  • liushui
    本程序实现流水线功能,您可根据自己需要更改参数,试用芯片xilinx,用verilog语言编写(This program implements the pipeline, you may be required to change the parameters according to their own try xilinx chip with verilog language)
    2016-03-07 09:26:28下载
    积分:1
  • gmsk
    产生高斯最小相移键控信号的阐述仿真,包括调制解调、信道模型等。(Simulation program to realize GMSK transmission system)
    2020-11-14 19:49:42下载
    积分:1
  • OFDM_802_11
    ofdm的发射链路和接收链路的Verilog源代码,包括长短训练序列的生成,导频插入,加cp,ifft。(Source code of transmission link and reception link of OFDM)
    2020-12-22 21:19:06下载
    积分:1
  • Study_Test
    说明:  实现简单的硬件加法器、除法器,实现源码文中注释(Realize simple hardware adder and divider, realize source code)
    2020-06-21 05:20:01下载
    积分:1
  • 频率计
    说明:  1、能正确显示输入信号频率; 2、测量频率范围为1Hz ~ 999999Hz; 3、测量结果以十进制数字显示; 4、能测量幅值较小的信号频率; 5、有自动刷新输出数据的功能(如5s刷新一次); 6、有自检模块(如产生100Hz的校准方波);(1. It can correctly display the input signal frequency; 2. The frequency range of measurement is 1Hz ~ 99999hz; 3. The measurement results are displayed in decimal; 4. It can measure signal frequency with small amplitude; 5. It has the function of automatically refreshing the output data (e.g. once in 5S); 6. Self checking module (such as generating 100Hz calibration square wave);)
    2020-03-28 16:37:56下载
    积分:1
  • FPGA将从CY7C68013读到的数写入SRAM
    FPGA将从CY7C68013读到的数写入SRAM-FPGA will read a few CY7C68013 write SRAM
    2022-04-09 09:00:14下载
    积分:1
  • zuixiangxide_NIOS_kaifajiaocheng
    来自于NIOSII的那些事,该书详细地介绍了NIOSS的使用过程,非常适合初学者。(From the NIOSII those things, the book are detailed in this paper NIOSS use process, very suitable for beginners. )
    2011-12-13 11:33:57下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载