登录
首页 » VHDL » 24小时时钟设计程序,含有时,分,秒的电路设计,基于VHDL语言,用Quartus 2程序实现。...

24小时时钟设计程序,含有时,分,秒的电路设计,基于VHDL语言,用Quartus 2程序实现。...

于 2022-03-23 发布 文件大小:374.19 kB
0 129
下载积分: 2 下载次数: 1

代码说明:

24小时时钟设计程序,含有时,分,秒的电路设计,基于VHDL语言,用Quartus 2程序实现。-24-hour clock design process, with hour, minute, second circuit design, based on the VHDL language, using Quartus 2 program.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ANALYSIS-OF-ALL-GATES
    ANALYSIS OF ALL GATESS
    2013-11-12 13:33:55下载
    积分:1
  • e2
    说明:  Any change to the value of Mresults in immediate and phase-continuous changes in the output frequency
    2014-02-23 02:42:47下载
    积分:1
  • FPGA基于VHDL的Turbo码
    如果本版权声明未从文件中删除,并且任何衍生作品包含原始版权声明和相关免责声明,则可以不受限制地使用和分发本源文件。
    2022-03-06 11:21:33下载
    积分:1
  • count1000
    该计数器可以实现从0到1000的技术,程序简练执行效率高(counter1000)
    2009-05-07 00:27:29下载
    积分:1
  • 用VHDL写的
    用vhdl写的-using VHDL write
    2022-03-16 07:17:41下载
    积分:1
  • Srikanth Vijayaraghavan
    Srikanth Vijayaraghavan - A Practical Guide for SystemVerilog Assertions-Srikanth Vijayaraghavan- A Practical Guide for SystemVerilog Assertions
    2022-05-29 04:08:08下载
    积分:1
  • uart串行口,用Verilog编写的.供大家参考
    uart串行口,用Verilog编写的.供大家参考-uart serial port, using Verilog prepared. For your reference
    2022-07-17 22:14:09下载
    积分:1
  • 该项目是用于执行4位arethmatic操作和逻辑操作…
    The project is used to perform the operation of 4 bit arethmatic and logical operation. the projcet is implemented in spartan 3E
    2022-03-21 15:49:24下载
    积分:1
  • decode
    用Verilog实现汉明码编码,经测试可正确使用,代码简洁(Verilog with Hamming code encoding, the test can be used correctly, the code is simple)
    2017-03-10 19:28:21下载
    积分:1
  • xvrware图书馆Xilinx Inc.
    XVRWARE Library Xilinx Inc. The XVRWARE Synthesis library provides macros and synthesis examples for constructing TMR circuits in VHDL for the Virtex architecture
    2023-07-20 21:50:04下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载