登录
首页 » VHDL » 典型的例子,从互联网上下来,希望对大家有用,

典型的例子,从互联网上下来,希望对大家有用,

于 2022-03-30 发布 文件大小:24.49 MB
0 127
下载积分: 2 下载次数: 1

代码说明:

典型事例,从网上down的,希望对大家有用,-Typical examples, from the Internet down, and I hope useful for everyone,

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 这里面有许多vhdl的例子,相信对这语言的初学者受益匪浅
    这里面有许多vhdl的例子,相信对这语言的初学者受益匪浅-There are many examples of vhdl, I believe that beginners benefit from this language
    2023-06-28 10:40:04下载
    积分:1
  • PCPU设计代码
    说明:  RISC 5级流水线CPU,带HAZARD处理(RISC 5 pipeline CPU with HAZARD processing)
    2020-06-24 04:00:01下载
    积分:1
  • Divider-vhdl
    This is a divider, which is depicted as well. It is a programming language Vhdl.
    2013-09-29 18:28:11下载
    积分:1
  • 111186763ddqpsk
    说明:  这是一个关于OQPSK的Matlab程序 这是一个关于OQPSK的Matlab程序 (This is a OQPSK the Matlab program is a program of OQPSK in Matlab)
    2010-04-21 12:41:59下载
    积分:1
  • tiaozhi
    可以产生ASK FSK PSK 等调制信号。非常好用已经实现了所有功能。在硬件测试通过了(Can generate ASK FSK PSK modulated signals and so on. Is very easy to use all the features has been achieved. On the hardware test of the)
    2009-12-25 23:37:44下载
    积分:1
  • Cadence-Allegro-PCB-SI
    利用Cadence Allegro PCB SI进行SI仿真分析(Performed using the Cadence Allegro PCB SI SI simulation analysis)
    2013-08-06 22:17:46下载
    积分:1
  • Verilog 编写的IP核,512K的16位SRAM
    Verilog 编写的IP核,512K的16位SRAM-Written in Verilog IP core, 512K 16-bit SRAM
    2023-01-13 23:15:04下载
    积分:1
  • OFDM-system-FPGA-design
    说明:  OFDM基带处理的书籍和论文,以及发送和接收端源码。(OFDM baseband processing books and papers, as well as send and receive source code.)
    2020-06-06 13:54:22下载
    积分:1
  • Verilog的书verilog_2001_ref_guide
    verilog book verilog_2001_ref_guide
    2022-03-25 10:42:41下载
    积分:1
  • 出租车计价器VHDL程序与仿真 的vhdl源代码
    出租车计价器VHDL程序与仿真 的vhdl源代码-Taximeter VHDL procedures and simulation vhdl source code
    2022-03-29 12:46:57下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载