登录
首页 » VHDL » 基于NIOS的CF卡应用(包括了软件和硬件),ALTERA的IP库中只提供了底层的硬件寄存器描述头文件.这是个基于IP核HAL的软件,以及相应的硬件设计示例....

基于NIOS的CF卡应用(包括了软件和硬件),ALTERA的IP库中只提供了底层的硬件寄存器描述头文件.这是个基于IP核HAL的软件,以及相应的硬件设计示例....

于 2022-04-25 发布 文件大小:1.33 MB
0 94
下载积分: 2 下载次数: 1

代码说明:

基于NIOS的CF卡应用(包括了软件和硬件),ALTERA的IP库中只提供了底层的硬件寄存器描述头文件.这是个基于IP核HAL的软件,以及相应的硬件设计示例.-NIOS based on the CF card applications (including the software and hardware), ALTERA the IP library provides only the bottom of the first document describes the hardware registers. This is a HAL-based IP core of the software, hardware design and the corresponding sample.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bhas
    this is a vhdl program...
    2013-08-17 23:30:56下载
    积分:1
  • the transmitter and receiver modules for serial communication
    the transmitter and receiver modules for serial communication
    2022-07-22 02:02:39下载
    积分:1
  • Comparator for Quartus
    Comparator for Quartus
    2022-06-21 21:12:14下载
    积分:1
  • Verilog代码。注册成功,对FPGA的使用标准单元库…
    verilog 代码. 经验证成功,可以作为标准单元库,为FPGA设计者使用.-Verilog code. Certified success, as a standard cell library for the use of FPGA designers.
    2022-04-14 16:29:39下载
    积分:1
  • vhdl classic example
    vhdl经典实例――信号灯控制,入门者必须掌握-vhdl classic example-- to control lights, beginners must master
    2022-06-02 01:52:15下载
    积分:1
  • std_ovl_v2p7_Feb2013
    目前最新的OVL库,里面是标准的ASSERTION模块,支持VHDL刚Verilog,最近在做AXI协议验证的时候用到,分享下(The latest OVL(open verification library),including all standard module of assertions(VHDL and Verilog). It can be used into AXI Protocl Verification. Just share with you guys.)
    2021-04-28 21:38:43下载
    积分:1
  • Chapter10
    第十章的代码。 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示(Chapter X code. This book by more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of additions device/counters, multipliers/dividers, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and the results demonstrate)
    2009-11-17 13:52:32下载
    积分:1
  • shumagua
    通过数码管和单片机的组合 制作成的数码管时钟程序(Through the combination of digital control and made ​ ​ into a single-chip digital clock program)
    2013-10-27 12:30:04下载
    积分:1
  • bhaswatiml
    matlab code for communication
    2013-11-07 00:43:24下载
    积分:1
  • VHDL-ELEVATOR-CONTORLLER-DESIGN
    VHDL电梯控制器程序设计与仿真,内含原理图和VHDL源码,有助于学习VHFL(VHDL u7535 u68AF u63A7 u5236 u5668 u7A0B u5E8F u8BBE u8BA1 u4E0E u4EFF u771F)
    2017-05-06 15:35:16下载
    积分:1
  • 696518资源总数
  • 105549会员总数
  • 12今日下载