登录
首页 » VHDL » FPGA源代码

FPGA源代码

于 2022-04-26 发布 文件大小:44.60 kB
0 123
下载积分: 2 下载次数: 1

代码说明:

FPGA源代码公布,包括多进制数字频率调制VHDL程序FPGA驱动LCD显示中文字符“年”程序,LED静态显示ADC0809 VHDL控制程序,DAC0832 接口电路程序

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 在spartan-3e上利用八个led实现流水灯效果
    在spartan-3e上利用八个led实现流水灯效果-Spartan-3e in the use of eight led lights to achieve the effect of flowing water
    2022-03-21 18:10:29下载
    积分:1
  • SMBus
    SMbus通讯协议的Verilog程序段,已通过Moldesim的仿真,可用(Verilog program segment of the SMbus communication protocol, has been through the Moldesim simulation, the available)
    2021-03-24 18:29:15下载
    积分:1
  • 实验17 ADC实验
    鉴于stm32在keil平台上的ADC采集转化,在LCD屏上显示程序(voltage acquisition adc)
    2020-06-20 12:40:02下载
    积分:1
  • 这是一本关于verilog编程语言的教程,对学习verilog语言有帮助
    这是一本关于verilog编程语言的教程,对学习verilog语言有帮助-This is the one on the Verilog programming language tutorial, Verilog language learning has helped
    2022-02-16 02:38:04下载
    积分:1
  • vhdl抗抖动滤波器的设计,包括完整的工程
    vhdl抗抖动滤波器的设计,包括完整的工程-VHDL anti-jitter filter design, including the complete works
    2022-04-26 19:29:03下载
    积分:1
  • TOFED_TB_1
    A 4 bit twisted ring counter is a sequential circuit which produces the following sequence of output values: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001 and then repeats. Design a circuit for a 4 bit twisted ring counter that uses four D flip flops. Draw a state transition diagram, a state table and a schematic for your circuit. Design an alternate implementation using just three flip flops and draw a state transition diagram, state table and a schematic for your circuit. If your designs are extended to implement an n bit twisted ring counter, how many flip flops are required using each of the two approaches. In what situations would you prefer the first method? In what situations would you prefer the second?
    2014-11-08 06:58:55下载
    积分:1
  • 7x7块交织器的FPGA设计
    基于FPGA的7x7块交织器设计,程序分交织、解交织两部分,并在QUARTUS II 9.0 下仿真通过,内附模块详细端口说明及仿真分析文件。
    2022-12-16 23:40:03下载
    积分:1
  • SCRAMBLER
    32位扰码器的verilog代码,编译通过(The Verilog code of 32_bit scrambler)
    2009-11-24 14:51:38下载
    积分:1
  • 直接数字合成器,可以直接输出所需的波形
    直接数字频率合成,可以直接输出所需要的波形-Direct digital synthesizer, you can direct output of the waveform required
    2022-01-28 03:58:57下载
    积分:1
  • 流水线乘法器的VHDL实现,希望对你会有用!
    流水线乘法器的VHDL实现,希望对你会有用!-Pipelined multiplier in VHDL implementation, you will want to use!
    2023-04-03 22:35:03下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载