登录
首页 » VHDL » VGA信号的产生

VGA信号的产生

于 2022-05-05 发布 文件大小:898.00 B
0 35
下载积分: 2 下载次数: 1

代码说明:

产生VGA彩条信号(Verilog 语言)-Generate VGA signal

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 一路24位计数器,cpu可直接读写计数器的计数值.
    一路24位计数器,cpu可直接读写计数器的计数值.-All the way 24-bit counters, cpu can be directly read and write the total value counters.
    2022-06-18 10:47:22下载
    积分:1
  • polynomial_compute
    我自己当初用来求解arctan 暂时没有搞成ip形式 搞好了还要传git 这个代码还没有搞好,因为急需要下载东西 如果感兴趣可以联系我 邮件(this is a not full wrappered code very crude use chebyshev to caculate arctan function i m urgent to download a model from pudn so i do this.)
    2019-05-31 23:25:00下载
    积分:1
  • Verilog
    Verilog经典教程,很好的学习Verilog的书籍,对学习硬件编程很有帮助。(Verilog classic handbook, good learning Verilog books, to learn hardware programming helpful.)
    2013-08-19 11:02:51下载
    积分:1
  • mdio
    使用verilog语言进行编码 完成mdio接口访问phy8201芯片的功能(Use verilog language to encode the mdio interface to access the function of phy8201 chip)
    2018-09-18 14:20:40下载
    积分:1
  • FPGA-IMPLEMENTATIONS-OF-THE-DES
    FPGA based design and Implementation of Advanced Encryption Standard
    2015-07-20 23:33:11下载
    积分:1
  • clk_div3
    基于XIlinx ISE,用Verilog语言实现3分频电路,适合初学者(Based XIlinx ISE, Verilog language using the frequency dividing circuit 3, suitable for beginners)
    2017-04-03 23:29:15下载
    积分:1
  • ------- ---- WISHBONE Wishbone_BFM IP Core---- -------- ---- This file is par
    ---- ---- ---- WISHBONE Wishbone_BFM IP Core ---- ---- ---- ---- This file is part of the Wishbone_BFM project ---- ---- http://www.opencores.org/cores/Wishbone_BFM/ ---- ---- ---- ---- Description ---- ---- Implementation of Wishbone_BFM IP core according to ---- ---- Wishbone_BFM IP core specification document.--------- ---- WISHBONE Wishbone_BFM IP Core---- -------- ---- This file is part of the Wishbone_BFM project---- ---- http://www.opencores.org/cores/Wishbone_BFM/---- -------- ---- Description---- ---- Implementation of Wishbone_BFM IP core according to---- ---- Wishbone_BFM IP core specification document.
    2022-05-26 15:36:06下载
    积分:1
  • generate-coordinates
    使用VHDL编写语言,巧妙的利用计数器和循环输出一个坐标系,由于VHDL出现负数比较麻烦,全部由正数代替,输出一个原点在中心,半径128的256×256的坐标。方便坐标变换以及用此坐标做算法。(Use of VHDL language, clever use of counter and loop outputs a coordinate system, because VHDL negative too much trouble, all replaced by a positive number, the output an origin at the center, radius 128 256 256 coordinates. Convenient coordinate transformation and coordinate to do with this algorithm.)
    2013-08-28 11:03:46下载
    积分:1
  • QAMMod
    QAM调制,解调matlab代码,包含BPSK,QPSK,16QAM,64QAM,256QAM,1024QAM,4096QAM。其中调制方式。代码通过验证。(QAM modulator,demodulator)
    2020-10-26 16:59:59下载
    积分:1
  • i2c bus project implementation can be used in altera verification environment
    i2c总线的工程实现,可以用在altera环境下验证-i2c bus project implementation can be used in altera verification environment
    2022-04-29 14:30:18下载
    积分:1
  • 696522资源总数
  • 104040会员总数
  • 35今日下载