-
a cycle ruduandency code
实现一个循环冗余码,是老师给的例子,别的同学已经验证-a cycle ruduandency code
- 2023-04-27 23:30:03下载
- 积分:1
-
6. For the key to enter a password lock, assuming that reset after the seven lam...
6对于进入密码锁的按键,假设复位后七个灯显示" 0",使用sw1、sw2 2,然后只要按下并松开sw2,七个灯上就显示" 2",而只要按下并松开sw1,七个灯上就正确显示值" 1
- 2022-03-11 23:10:49下载
- 积分:1
-
Project12112011
Program for Code Gerneration
- 2011-11-13 19:14:08下载
- 积分:1
-
由于在网上很难下载到EDA技术-窦衡的PPT,所以本人经过学习后做成word,供大家下载。只针对VHDL语言部分和所有的程序。...
由于在网上很难下载到EDA技术-窦衡的PPT,所以本人经过学习后做成word,供大家下载。只针对VHDL语言部分和所有的程序。-Because the Internet is difficult to download to EDA technology- Douheng of the PPT, so I made after learning after the word, for all to download. Only for part of the VHDL language and all the procedures.
- 2023-07-12 15:25:04下载
- 积分:1
-
提供了100个vhdl硬件编程语言的例子,由简单到复杂
提供了100个vhdl硬件编程语言的例子,由简单到复杂-100 provides a hardware programming language VHDL examples, from simple to complex
- 2023-06-02 23:35:03下载
- 积分:1
-
硬件描述语言Verilog
硬件描述语言Verilog-Verilog hardware description language
- 2022-07-26 19:00:22下载
- 积分:1
-
85375524AGC
Matlab agc ʵ
- 2010-04-22 21:54:28下载
- 积分:1
-
THU微纳电子系ic设计课程大作业CNN
说明: THU微纳电子系ic设计课程大作业,使用verilog实现CNN加速器,含一层卷积和池化,仿真通过。(a CNN accelerator written in VerilogHDL, including one conv layer and one pooling layer, simulation passed)
- 2020-07-06 20:18:57下载
- 积分:1
-
FPGAmidxilinx
基于FPGA的快速中值滤波算法,主要使用的语言是verilog 本文没有程序(FPGA-based fast median filtering algorithm, the main language used in this article does not process verilog)
- 2010-02-27 12:40:32下载
- 积分:1
-
fm_parcial
this is a simulation fm in simulink mathlab this is one program with pll
- 2012-11-30 10:02:10下载
- 积分:1