登录
首页 » VHDL » 基于FPGA的数字钟

基于FPGA的数字钟

于 2022-05-23 发布 文件大小:282.74 kB
0 157
下载积分: 2 下载次数: 1

代码说明:

1.设计一个具有24进制计时、显示、整点报时、时间设置和闹钟功能的数字钟,要求时钟的最小分辨率时间为1s。2.多功能数字钟系统功能的具体描述如下:     计时:正常工作状态下,每日按24小时计时制计时并显示,蜂鸣器逢整点报时。     校时: 请点击左侧文件开始预览 !预览只提供20%的代码片段,完整代码需下载后查看 加载中 侵权举报

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LEDtest
    vhdl 实现fpga 闪灯控制 流水线闪灯 还用signalTAP进行检测,给初学者参考(vhdl fpga flash control lines to achieve flash is also used signalTAP testing, to advanced users)
    2010-06-10 16:27:57下载
    积分:1
  • memristor
    忆阻器的PSPICE仿真,是忆阻器的宏模型,适合于cadence16.5版本(memristor PSPICE simulation)
    2021-02-20 09:39:43下载
    积分:1
  • SimpleVOut-master
    SimpleVOut (SVO) is a simple set of FPGA cores for creating video signals in various formats. The cores connect using AXI-streams. Most configurations (resolution, framerate, colordepth, etc.) are set at compile-time using Verilog parameters. See svo_defines.vh for details on those parameters.
    2020-06-24 21:20:01下载
    积分:1
  • 这是一个用vhdl编的多功能电子秒表,可以记录几个人的时间,并且可以在跑秒的时候查看记录。。〔原创〕...
    这是一个用vhdl编的多功能电子秒表,可以记录几个人的时间,并且可以在跑秒的时候查看记录。。〔原创〕-This is a series with VHDL multifunctional electronic stopwatch, can be recorded by several people, and that they could run in the second examined the records. . [Original]
    2022-12-02 01:35:03下载
    积分:1
  • 这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着...
    这是一篇介绍用verilog语言实现viterbi译码和rake接收机的文章,实用性很强的,在这里也感谢这篇文章的作着-This is a description language with verilog viterbi decoding and rake receiver of the article, very practical, here are grateful for this article was
    2022-05-13 15:53:30下载
    积分:1
  • DPD_project
    预失真算法中,包络解波部分的verilog代码,有部分错误(envelope calculation of DPD algorithm ,verilong HDL language)
    2014-04-26 15:45:21下载
    积分:1
  • 基于VHDL的I2C程序0004,很不错的论文及程序,,大家快下啊
    基于VHDL的I2C程序0004,很不错的论文及程序,,大家快下啊-based on the I2C procedures VHDL 0004, a very good paper and procedures, we quickly under ah
    2022-02-13 02:05:07下载
    积分:1
  • DDR2 SDRAM仿真模型,适合于ModelSim下工作,请先阅读readme
    DDR2 SDRAM仿真模型,适合于ModelSim下工作,请先阅读readme-DDR2 SDRAM Simulation Model which is suitable for modelsim. Please read readme file firstly.
    2022-02-25 20:23:26下载
    积分:1
  • modelsim_ug
    Mentor Graphics ModelSim User s Guide Software v6.3g
    2010-04-18 13:30:25下载
    积分:1
  • lab7_files
    关于Digilent Atlys Spartan-6 FPGA development board audio ac97的讲解及具体应用的源码(Digilent Atlys Spartan-6 FPGA development board audio of ac97' s presentation as well as the specific application' s source code)
    2013-02-01 11:02:38下载
    积分:1
  • 696516资源总数
  • 106409会员总数
  • 8今日下载