登录
首页 » VHDL » Can be directly downloaded to the chip used in the complete UART with FIFO proce...

Can be directly downloaded to the chip used in the complete UART with FIFO proce...

于 2022-05-23 发布 文件大小:379.20 kB
0 113
下载积分: 2 下载次数: 1

代码说明:

可以直接下载到芯片用的带有FIFO的完全UART程序,vhdl语言编写。-Can be directly downloaded to the chip used in the complete UART with FIFO procedures, vhdl language.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • LCD_1602
    说明:  以ISE为开发环境,Verilog语言编写程序。功能:FPGA控制 LCD_1602动态显示秒表(In the development environment of ISE, Verilog language is used to write programs. Function: LCD_1602 dynamic display stopwatch controlled by FPGA)
    2020-06-20 00:00:02下载
    积分:1
  • -Elliptic
    We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coprocessor can be adapted both prime field and binary field, also contains a control unit with 256 bit serial and parallel operations , which provide integrated highthroughput with low power consumptions. Our scalar multiplier architecture operation is perform base on clock rate and produce better performance in term of time and area compared to similar works. We used Verilog for programming and synthesized using Xilinx Vertex II Pro devices. Simulation was done with Modelsim XE 6.1e, VLSI simulation software from Mentor Graphics Corporation especially for Xilinx devices.
    2012-02-09 10:48:50下载
    积分:1
  • CODE_VHDL_COUNTING 0 到 9,使用按钮 (Đếm 慈 0 đến 9 hiển 施耐 1 带领 7 đoạn sử dụng nút nhấn để điều khiển)
    CODE_VHDL_COUNTING 0 到 9,使用按钮 (Đếm 慈 0 đến 9 hiển 施耐 1 带领 7 đoạn sử dụng nút nhấn để điều khiển) Với bài này tôi sử dụng một nút nhất để một nút nhấn đế bắt đầu đếm dữ liệu 将重置。
    2022-07-25 16:14:59下载
    积分:1
  • BLAST_QR1
    MIMO系统采用QR检测算法的MATLAT仿真程序(mimo qr)
    2009-07-15 08:09:01下载
    积分:1
  • AES 128 Crypto Core
    Mini AES Advanced Encryption Standard (AES) implementation with small area/resources utilization. Features - Encryption and Decryption unit in single core.
    2023-01-28 07:05:04下载
    积分:1
  • xilinx of ddr sdram controller documentation
    xilinx的ddr sdram控制器文档-xilinx of ddr sdram controller documentation
    2023-04-17 06:40:03下载
    积分:1
  • 内嵌BRAM设计LIFO堆栈
    具有先进后出的堆栈功能。此LIFO堆栈具有两个按键(write, read),按下write键后,开始输入数据data0-data3;按下read键后,7段数码管开始倒序显示data3-data0(十进制)。 高级要求(可选): 按下write键,VGA显示“Write”字样,并同时显示输入数据;按下read键,VGA显示“Read”字样,并同时显示输出数据。
    2022-04-29 13:49:12下载
    积分:1
  • VHDL的应用:USB
    VHDL的应用:USB-BLASTER的原理图-VHDL FOR USB-BLASTER
    2022-04-23 08:50:27下载
    积分:1
  • 基于FPGA的1024点流水线工作方式的FFT实现,适合fpga的技术人员做信号处理参考...
    基于FPGA的1024点流水线工作方式的FFT实现,适合fpga的技术人员做信号处理参考-FPGA based on the work of the 1024-point pipelined FFT approach the realization of the technical staff for doing fpga signal processing reference
    2022-12-04 23:40:03下载
    积分:1
  • 在 2 线液晶电视 DISPLAY(KHỞI TẠO HIỂN THỊ LCD HIỂN THỊ 2 HÀNG) CODE_VHDL_INITIALIZING
    2022-08-23 23:23:25下载
    积分:1
  • 696518资源总数
  • 105895会员总数
  • 18今日下载