登录
首页 » VHDL » Xilinx FPGA make 50 smaller

Xilinx FPGA make 50 smaller

于 2022-06-14 发布 文件大小:120.22 kB
0 105
下载积分: 2 下载次数: 1

代码说明:

Xilinx FPGA make 50 smaller-Xilinx FPGA make 50 smaller

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 1151175
    Image Embedded VHDL Code by using watermarking technique
    2013-03-14 16:53:07下载
    积分:1
  • dianzhen
    如果需要用verilog设计一项比较简单的功能,那么这个浅显易懂的程序能让你很快明白点阵的设计方法,尤其是对那些初学者(If you need to use a relatively simple verilog design features, then this easy to understand design of the program allows you to quickly understand the lattice method, especially for those who are beginners)
    2014-01-16 16:13:53下载
    积分:1
  • LCD-Driver-(LabVIEW-2009)
    Lab view using FPGA traing on lcd pannel
    2012-03-23 23:50:54下载
    积分:1
  • VHDL_PWM
    FPGA,用VHDL语言产生可调的PWM波(FPGA, VHDL language adjustable PWM wave)
    2020-12-20 21:29:09下载
    积分:1
  • Flash
    FPGA Verilog控制FLASH片外读写(Verilog Controls FLASH Out-of-Chip Read-Write)
    2020-06-22 21:40:01下载
    积分:1
  • PipelineSim
    一个计算机原理课程设计的作业,5级流水线CPU,指令集到代码均为自己设计,有最终报告文档,组建说明,并行除法,16位字长,定长指令,Verilog源代码,顶层设计图。结构简单,冲突解决方式也很简单,代码量小。(A computer theory course design work, five pipelined CPU, instruction set to the code are design, the final report documents the formation of parallel division, 16-bit word length, fixed-length instructions, Verilog source code, top level design. Simple structure, conflict resolution is also very simple, a small amount of code.)
    2012-06-24 22:19:14下载
    积分:1
  • 使用正弦波Modelsim仿真生成程序
    用modelsim仿真一个正弦波产生程序-modelsim simulation using a sine wave generated procedures
    2022-08-20 03:57:11下载
    积分:1
  • VHDL language is designed to be simple to use the CPU, the focus of the design o...
    用VHDL语言设计简单的CPU,重点设计微操作代码,然后设计CPU各组成模块,最后根据设计的微操作设计微指令,验证设计的正确性。可基本实现加、减、乘、除、移位、循环等操作。-VHDL language is designed to be simple to use the CPU, the focus of the design of micro-operation code, and then design the components of CPU module designed the final design of the micro-operation microinstruction to verify the correctness of the design. Can achieve the basic add, subtract, multiply, divide, transfer, recycling and other operations.
    2022-01-26 04:06:25下载
    积分:1
  • clk_generator
    时钟分频代码,PWM产生 RTL 源代码。(clock divider,PWM generator RTL Source Code)
    2013-08-18 09:29:42下载
    积分:1
  • XILINX平台DDR3设计教程
    从零开始的Xilinx DDR3 控制程序编写教程,利用MIS IP核通过自编逻辑实现对DDR3的读写,强烈推荐(This is a zero to start Xilinx DDR3 control program written tutorial, the use of MIS IP kernel through the self compiled logic to achieve DDR3 reading and writing, strongly recommended.)
    2018-06-05 21:28:45下载
    积分:1
  • 696518资源总数
  • 105540会员总数
  • 37今日下载