登录
首页 » VHDL » 基于vhdl的dds设计

基于vhdl的dds设计

于 2022-12-25 发布 文件大小:516.70 kB
0 111
下载积分: 2 下载次数: 1

代码说明:

基于vhdl的dds任意函数发生器的实现和仿真

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA_homewrk4
    设计一个能求出一个32bit字中两个相邻0之间最大间隙的电路。完成HDL设计及testbench描述,给出综合后的时序仿真结果。提交纸质文档。(Design a circuit that can find the maximum gap between two adjacent 0 in a 32bit word. The HDL design and testbench description are completed, and the result of comprehensive simulation is given. Submit paper documents.)
    2018-05-07 17:54:12下载
    积分:1
  • Harris-algorithm-based-on-FPGA
    在利用FPGA的并行处理能力应对高速数据和去做复杂的数据处理时,对一些较为复杂或者重复性工作模块多的情况下,算法资源就需要进行预评估。有效的资源预评估不仅可以在芯片选型上有益,还可以对程序有较详细的估计,在硬件不变的前提下能够选择更好的算法优化。本文着重在Harris算法在FPGA的实现以及在移植之前对其占用的FPGA资源进行预评估。(Response to high-speed data and do complex data processing in the FPGA parallel processing capabilities, to cope with some of the more complex or repetitive tasks module,it is necessary to pre-assessment algorithm resources. Resources pre-assessment can not only be useful in the chip selection, but also be a more detailed estimate of the program to be able to choose a better algorithm optimization in the same premise hardware. This article focuses on the pre-assessment in the Harris algorithm in the FPGA implementation and its FPGA resources occupied prior to transplantation.)
    2013-02-28 15:41:39下载
    积分:1
  • 基于VHDL的电梯系统
    应用背景基于VHDL实现四层电梯的运动,实现电梯的正常运转关键技术VHDL,状态机,编译码器,触发器,比较器。
    2023-02-04 04:40:04下载
    积分:1
  • OFDMSystemDesignandSimulation
    OFDM通信系统设计与仿真(shuoshilunwen)(OFDM System Design and Simulation )
    2014-08-18 15:09:35下载
    积分:1
  • ff_const_mul
    说明:  常系数有限域乘法器,verilog DHL源码(Constant coefficient finite field multiplier, verilog DHL source)
    2011-02-19 21:09:36下载
    积分:1
  • counter
    基于fpga的计数器模块 分频 可移植 完美实现(Perfect realization of frequency division and portability of counter module based on FPGA)
    2020-06-20 21:00:01下载
    积分:1
  • full adder
    说明:  vhdl code for full adder
    2020-06-30 22:46:55下载
    积分:1
  • asynchronous-clock-boundary
    一个关于跨越异步时钟边界传输数据的解决方案(The solution of transfering data across asynchronous clock boundary.)
    2011-12-21 14:30:54下载
    积分:1
  • Describes how to use VHDL language processor spi interface
    介绍了如何用vhdl语言实现处理器的spi接口-Describes how to use VHDL language processor spi interface
    2022-07-22 21:57:12下载
    积分:1
  • rs232_3
    说明:  为串口收发器以及汉明编码,将电脑通过串口发送的7位数据转化成汉明码显示于led上,或把接收到的11位汉明码解码并验错纠错(For the serial port transceiver, and Hamming codes, the computer through the serial port into 7-bit data displayed on the led on the Hamming code, or to receive the 11 Hamming code error correction decoding and experience)
    2010-04-29 22:18:02下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载