登录
首页 » VHDL » 这是用Verilog HDL写的可调占空比分频控制器,可以挂在Avalon总线上使用...

这是用Verilog HDL写的可调占空比分频控制器,可以挂在Avalon总线上使用...

于 2022-09-09 发布 文件大小:5.26 kB
0 90
下载积分: 2 下载次数: 1

代码说明:

这是用Verilog HDL写的可调占空比分频控制器,可以挂在Avalon总线上使用-This is written in Verilog HDL with adjustable duty cycle frequency controller, can be hung on the Avalon bus use

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CORDIC FPGA使用Verilog程序实现
    cordic的verilog程序 用FPGA实现-CORDIC FPGA using the Verilog procedures realize
    2022-05-29 16:40:15下载
    积分:1
  • CLZ_32bit
    前导零的计算 (Calculation of leading zeros)
    2021-03-31 21:29:09下载
    积分:1
  • 数字信号处理的FPGA实现(第4版)源码
    说明:  数字信号处理的FPGA实现(第4版)的配套源码,极具参考价值。(The source code of the realization of digital signal processing on FPGA (4th edition) is of great reference value.)
    2021-01-16 23:08:50下载
    积分:1
  • cpu8bit
    这是一个计算机组成原理综合性实验:设计8位cpu。该cpu是8bit的代码,包含有4个寄存器,一个存储器,还有alu以及控制器。一共可以实现16条指令。(This is a computer composition principle of comprehensive experiment: Design 8 cpu. The cpu is 8bit code contains four registers, a memory, as well as alu and controllers. A total of 16 instructions can be achieved.)
    2020-07-01 08:40:01下载
    积分:1
  • 通用串行异步收发器8251的Verilog HDL源代码,经过仿真验证。
    通用串行异步收发器8251的Verilog HDL源代码,经过仿真验证。 -Universal Serial Asynchronous Receiver Transmitter 8251 the Verilog HDL source code, through simulation.
    2022-05-22 23:15:29下载
    积分:1
  • 一个8位处理器结构,源码分析
    说明:  关于一个8位处理器的分析,和源代码,VHDL语言设计,经过测试(on an eight processors, and source code, VHDL design, the test)
    2005-12-27 21:39:45下载
    积分:1
  • sin and cos with cordic VHDL
    该模块采用cordic算法计算正弦和余弦,并采用参数化方式实现。 ;包中存在其他模块。
    2022-05-25 06:14:20下载
    积分:1
  • 用Verilog HDL语言编写的AT24C04程序,并用数码管显示,已经过测试,很好用...
    用Verilog HDL语言编写的AT24C04程序,并用数码管显示,已经过测试,很好用-With the Verilog HDL language of the AT24C04 procedures and use digital tube display, has been tested, very good to use--
    2022-03-19 15:00:00下载
    积分:1
  • Key_gen the Qutuas II v7.1 for sp1 invalid This is the v7.1 sp1 months key_gen
    Qutuas II v7.1的key_gen 对sp1无效 这就是个v7.1 sp1的key_gen -Key_gen the Qutuas II v7.1 for sp1 invalid This is the v7.1 sp1 months key_gen
    2023-07-28 18:25:02下载
    积分:1
  • Optimised_OMP
    一种压缩感知信号恢复算法,针对贪婪迭代类算法中的正交匹配追踪(OMP)算法的改进。OMP在每次迭代过程中选择出的原子并不是最优的,无法使本轮迭代中残差的减少最大化。本例程实现了改进的最优OMP算法,即Optimised_OMP,保证每次迭代选出的原子与已选出的原子序列所构成的平面正交,因而可以使残差下降的更快,从而加速算法收敛。(A compressed sensing signal recovery algorithms track (OMP) algorithm and orthogonal matching algorithm greedy iterative class. The OMP selected atoms in each iteration of the process is not optimal, not be able to maximize the reduction of the residual in the current round of iteration. The routines to achieve the optimal OMP algorithm improvements that Optimised_OMP, to ensure that each iteration selected atoms with atomic sequence elected a plane orthogonal, and thus can make the residuals have declined even faster, thus speeding up the algorithm convergence.)
    2021-03-08 10:19:29下载
    积分:1
  • 696518资源总数
  • 105554会员总数
  • 2今日下载