登录
首页 » VHDL » VHDL language design stopwatch, timer function of the realization, the realizati...

VHDL language design stopwatch, timer function of the realization, the realizati...

于 2022-09-16 发布 文件大小:1.57 MB
0 133
下载积分: 2 下载次数: 1

代码说明:

VHDL语言设计的秒表,实现计时功能,实现报时功能,并且通过硬件实验。-VHDL language design stopwatch, timer function of the realization, the realization of time functions, and through hardware experiments.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • bt656p
    BT656 时序, 逐行, 分辨率1280*960@25Hz(BT656 time series, row by row, resolution 1280*960@25Hz)
    2020-12-09 12:09:19下载
    积分:1
  • DS1302
    说明:  本代码是控制DS1302的VHDL代码,浅显易懂,方便修改,注意看data sheet,保证时钟和各个延迟满足要求即可(This code is to control the DS1302' s VHDL code, easy to understand, easy changes, note the data sheet, ensure the clock and can meet the requirements of the various delays)
    2020-10-22 14:57:23下载
    积分:1
  • AM-modulated-learning-ladder
    AM modulated learning ladder
    2015-07-15 09:42:45下载
    积分:1
  • CAN
    说明:  ZYNQ中 PS 端 CAN接口的基本使用方法,并通过 CAN接口实现与 PC 端 CA N调试软件之间的数据接收和发送(The basic use method of PS end can interface in zynq, and the data receiving and sending with PC end can debugging software through can interface)
    2020-04-03 16:41:52下载
    积分:1
  • DDR2_XILINX
    xilinx FPGA设计需要的DDR2文件,可以应用于实际设计中(xilinx FPGA design needs DDR2 files that can be applied to the actual design)
    2014-10-09 09:54:05下载
    积分:1
  • system c 是在C环境下的硬件描述语言,比VHDL 等语言具有更强的抽象能力,内有system C的开发支持库和一些VC下的开发例程...
    system c 是在C环境下的硬件描述语言,比VHDL 等语言具有更强的抽象能力,内有system C的开发支持库和一些VC下的开发例程-system in the C environment hardware description language, than languages such as VHDL is more abstract, C within a system to support the development of the VC and some routines under development
    2022-08-15 21:55:37下载
    积分:1
  • I2C控制器源代码,Verilog HDL语言,可以直接调用
    I2C控制器的源代码,Verilog HDL语言编写,可以直接调用-I2C controller source code, Verilog HDL language, you can directly call
    2023-04-28 04:45:03下载
    积分:1
  • include UART port of VERILOG source, the program tested in FPGA, as chip design,...
    包含UART口的VERILOG源程序,该程序在FPGA上验证通过,可作为芯片设计,或FPGA设计的一个完整IP核,硬件设计的兄弟们可参考一下。-include UART port of VERILOG source, the program tested in FPGA, as chip design, or FPGA design of a complete IP cores, hardware design brothers can make reference.
    2022-06-01 13:44:15下载
    积分:1
  • 一个霹雳灯的Verilog源程序,用PWM原理实现,产生了LED灯的渐弱效果...
    一个霹雳灯的Verilog源程序,用PWM原理实现,产生了LED灯的渐弱效果-a thunderbolt lights Verilog source files, using PWM principle realized, LED lights have a gradual effect of the weak
    2023-07-28 11:50:03下载
    积分:1
  • digital scan conversion modules, the digital content can scan, which can also be...
    数码扫描显示转换模块,可以对数码内容进行扫描,同时可进行转换-digital scan conversion modules, the digital content can scan, which can also be converted
    2022-06-14 06:36:33下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载