登录
首页 » VHDL » vhdl,序列信号检测模块,此模块检测1110010,可改为任意序列,输出电位为1为检测出,否则为0...

vhdl,序列信号检测模块,此模块检测1110010,可改为任意序列,输出电位为1为检测出,否则为0...

于 2022-10-12 发布 文件大小:42.14 kB
0 137
下载积分: 2 下载次数: 1

代码说明:

vhdl,序列信号检测模块,此模块检测1110010,可改为任意序列,输出电位为1为检测出,否则为0-vhdl, sequence of signal detection module, this module testing 1.11001 million, can be changed to an arbitrary sequence, the output potential of an as detected, otherwise 0

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • SASX
    说明:  Use of Kalman and EKF on two-phase permanent magnet synchronous motor of the state estimate CDCDCDCDCCC
    2020-06-24 11:40:02下载
    积分:1
  • 基于FPGA芯片,在Nios II IDE软件的开发环境下写的NIos II 软核uart源代码!...
    基于FPGA芯片,在Nios II IDE软件的开发环境下写的NIos II 软核uart源代码!-Based on FPGA chip, the Nios II IDE software development environment written in NIos II soft-core uart source code!
    2022-03-12 11:39:10下载
    积分:1
  • ds1302_seg7
    使用Verilog完成DS1302的驱动,工程已经经过测试,可直接使用。(DS1302 using Verilog complete drive, the project has been tested and can be used directly.)
    2014-12-10 15:27:48下载
    积分:1
  • add_noisem
    把指定的噪声叠加到信号上去.有标准噪声库NOISEX-92,其中带有白噪声、办公室噪声、工厂噪声、汽车噪声、坦克噪声等等,在信号处理中往往需要把库中的噪声叠加到信号中去,而噪声的采样频率与纯信号的采样频率往往不一致,需要采样频率的校准。 (The specified noise superimposed to the signal up. Standard noise library NOISEX-92, with white noise, office noise, factory noise, car noise, tank noise in the signal processing often requires noise to be superimposed in the library The signal to noise of the sampling frequency and pure signal sampling frequency is often inconsistent sampling frequency of calibration.)
    2012-08-10 14:18:33下载
    积分:1
  • VHDL example code
    电路酒窖杂志的vhdl示例。vga控制器、视频发生器等PS2鼠标vhdl
    2022-05-06 09:12:27下载
    积分:1
  • Verilog-
    VHDL的基本语法,应用,建模,编程示例等...(Introduction to VHDL basic syntax, applications, modeling, programming example and so on ...)
    2012-03-13 19:59:29下载
    积分:1
  • QPSK
    用Verilog语言实现QPSK调制,QPSK是一种数字调制方式。它分为绝对相移和相对相移两种。 (Verilog language using QPSK modulation, QPSK is a digital modulation. It is divided into absolute and relative phase shift of the phase shift of two.)
    2011-01-24 17:46:44下载
    积分:1
  • fft_16
    基于FPGA用verilog语言实现16点FFT(16-point FFT FPGA-based verilog language)
    2021-04-18 15:28:51下载
    积分:1
  • 华为经典FPGA设计全套入门技巧
    华为FPGA设计全套资料,学习FPGA的朋友可以下载看看。(Huawei FPGA design a full set of materials, friends learning FPGA can download and see.)
    2019-04-02 13:54:48下载
    积分:1
  • a program which divides the clock by 3
    a program which divides the clock by 3
    2022-01-25 14:21:33下载
    积分:1
  • 696518资源总数
  • 106161会员总数
  • 5今日下载