-
ov7620的CPLD采集程序，VHDL语言
ov7620的CPLD采集程序，VHDL语言-ov7620 CPLD acquisition procedures, VHDL
- 2022-10-29 18:00:04下载
- 积分：1
-
AND
this is "AND" gate implementation in VHDL
- 2012-12-23 00:59:12下载
- 积分：1
-
jiaotongdeng
Quartus2环境下基于VHDL状态机的交通灯程序(VHDL state machine traffic lights based on Quartus2 environment)
- 2014-01-13 21:57:00下载
- 积分：1
-
NIOS II based on the SD CARD MUSIC PLAYER source, including hardware SOPC
基于NIOS II的SD CARD MUSIC PLAYER源码，包括硬件SOPC-NIOS II based on the SD CARD MUSIC PLAYER source, including hardware SOPC
- 2023-02-13 09:35:05下载
- 积分：1
-
Uart2Sdram2TFT_RGB2GRAY
说明： 使用FPGA实现RGB图像转灰度图像的算法，下载入自己的电路板可直接将摄像头拍摄到的图像实时转换成灰度图像(FPGA is used to realize the algorithm of transforming RGB image into gray image. The image captured by the camera can be converted into gray image in real time by downloading it into its own circuit board)
- 2019-12-30 19:42:58下载
- 积分：1
-
jishuqi
计数器是数字系统中使用最多的时序电路，它不仅能用于对时钟脉冲计数，还可以用于分频、定时、产生节拍脉冲和脉冲序列以及进行数字运算等。(Counter is the most frequently used sequential circuit in digital system. It can be used not only for counting clock pulses, but also for frequency division, timing, generating beat pulses and pulse sequences, and performing digital operations.)
- 2018-11-26 15:42:03下载
- 积分：1
-
mimasuo
密码锁 vhdl实现的密码锁 控制程序-mimasuo
- 2022-02-11 23:21:28下载
- 积分：1
-
This is achieved using VHDL positive and negative pulse width modulator, the sam...
这个是用VHDL实现的正负脉宽调制器，同样是对新手有帮助，高手不必看了。-This is achieved using VHDL positive and negative pulse width modulator, the same is to help novice, you do not have to read. Ha ha
- 2022-06-19 04:51:41下载
- 积分：1
-
固定的点复杂 FFT
固定的 128 点复杂 FFT
或
64/8/16 点
- 2022-02-06 02:51:48下载
- 积分：1
-
本实验实现PS/2接口与RS
本实验实现PS/2接口与RS-232接口的数据传输，
PS/2键盘上按下按键，可以通过RS-232自动传送到主机的串口调试终端上（sscom32.exe）；
并在数据接收区显示接收到的字符。
串口调试终端的设置：波特率115200，一个停止位，无校验位。-Realize this experiment, PS/2 interface with RS-232 data interface, PS/2 keyboard to press the button, through RS-232 automatic transmission to the host serial debug terminal (sscom32.exe) and data receiving display received characters. Serial debug terminal settings: 115200 baud rate, one stop bit, no parity bit.
- 2022-08-08 00:57:00下载
- 积分：1
