登录
首页 » VHDL » 用 vhdl 实现的 nand 闪存

用 vhdl 实现的 nand 闪存

于 2023-01-21 发布 文件大小:381.88 kB
0 146
下载积分: 2 下载次数: 1

代码说明:

这一计划表明它是如何在如此逻辑门是门NAND,什么它NAND它是结合两个闸门之一,并没有。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 用VHDL写的
    用vhdl写的-using VHDL write
    2022-03-16 07:17:41下载
    积分:1
  • class16_pll
    说明:  FPGA实现PLL锁相环,输出不同频率的时钟控制信号。(FPGA realizes PLL and outputs clock control signals of different frequencies.)
    2021-03-19 17:19:19下载
    积分:1
  • McBSP_8bit_Asyn
    基于FPGA的Mcbsp通信源码,经过项目实测检验(Mcbsp communication source code based on FPGA,Through the test of the project.)
    2018-03-19 17:19:17下载
    积分:1
  • yiweijicunq
    说明:  16位右移位寄存器 下面描述的是一个位宽为16位的右移位寄存器,实际具有环形移位的功能,是在右移位寄存器的基础上将最低位的输出端接到最高位的输入端构成的。其功能为当时钟上升沿到达时,输入信号的最低位移位到最高位,其余各位依次向右移动一位。(16-bit right shift register The following description is a right shift register with a bit width of 16 bits. It actually has the function of circular shift. It is based on the right shift register, which connects the lowest bit output terminal to the highest bit input terminal. Its function is that when the rising edge of the clock arrives, the lowest displacement of the input signal reaches the highest position, and the rest of you move one bit to the right in turn.)
    2020-08-18 09:58:21下载
    积分:1
  • ConvolutionWithViterbiDecoding
    QPSK调制下的(5,7)卷积码的编码和维特比译码与BPSK调制下(5,7)卷积码的编码和维特比译码的BER特性(QPSK modulation under (5,7) convolutional code encoding and Viterbi decoding and BPSK modulation (5,7) convolutional code encoding and Viterbi BER characteristic)
    2020-12-12 20:09:15下载
    积分:1
  • frame_syn
    2010-04-28 10:34:32下载
    积分:1
  • FPGA-design-
    FPGA设计的四种常用思想与技巧分享:串并转换设计技巧、流水线设计思想……(FPGA design of four common ideas and techniques)
    2013-05-22 22:55:38下载
    积分:1
  • det
    double edfe trigger d latch
    2014-01-07 19:55:29下载
    积分:1
  • Nios_II_uCOS
    本源码为Nios II的开发示例,主要演示基于Nios II的uCOS的移植。开发环境QuartusII。 本示例十分经典,对基于SOPC开发的FPGA初学者有很大帮助。(The source code for the Nios II development of examples, mainly based on the Nios II shows the uCOS transplant. Development environment QuartusII. This example is very classic, FPGA-based SOPC development of great help for beginners.)
    2009-12-18 14:08:40下载
    积分:1
  • 一个基于FPGA的数字跑表系统的设计,最小单位是百分表位。采用十进制进位。...
    一个基于FPGA的数字跑表系统的设计,最小单位是百分表位。采用十进制进位。-FPGA-based digital stopwatch system design, the smallest unit is a digital dial indicator. Binary using the metric system.
    2023-06-07 08:05:03下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载