登录
首页 » VHDL » Verilog entry basis, as well as introduce a simple programming, verilog in recen...

Verilog entry basis, as well as introduce a simple programming, verilog in recen...

于 2023-01-25 发布 文件大小:283.73 kB
0 248
下载积分: 2 下载次数: 1

代码说明:

verilog入门基础以及简单编程介绍,verilog是近几年发展迅速的一门硬件语言-Verilog entry basis, as well as introduce a simple programming, verilog in recent years the rapid development of a hardware language

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 增强的音频工程
    Enhanced Audio Project by Dixie Xue & Wei Zhang -Enhanced Audio Project by Dixie Xue & Wei Zhang
    2022-08-26 07:09:41下载
    积分:1
  • qam_64
    64QAM调制,采用硬件语言verilog实现,其中调用了DDS的IP核(64QAM modulation, using language verilog hardware implementation, which is called the IP core of the DDS)
    2021-03-02 23:29:33下载
    积分:1
  • 5
    fpga paper function fff(fpga paper function)
    2010-03-11 23:15:24下载
    积分:1
  • Verilog HDL language proficiency of a good cpu code
    veriloghdl语言熟练的一个很好的cpu代码
    2022-10-31 00:00:03下载
    积分:1
  • SG3525pinlvgenzong
    采用SG3525实现感应加热电源的频率跟踪。(SG3525 is used to realize frequency tracking of induction heating power supply.)
    2018-05-09 19:22:35下载
    积分:1
  • Altera公司的DE2平台的VGA接口的应用程序,从上到下KEY0
    ALTERA的DE2平台VGA接口应用,由KEY0-KEY3控制上下左右,使屏幕上光标移动,由Verilog描述。-ALTERA the DE2 platform VGA interface applications, from top to bottom KEY0-KEY3 about control, so that the screen cursor by the Verilog description.
    2022-09-28 16:00:04下载
    积分:1
  • ambe_rx_tx
    AMBE2000的压缩数据输出输入的Verilog代码,实现了自回环(loopback)效果. 希望对学习verilog语言的同学有所帮助。(The Verilog code of AMBE2000. input and output of compressed data to achieve a self-loop (loopback) effect. hope to help the one who is studying the verilog language.)
    2014-03-19 08:55:46下载
    积分:1
  • 《Verilog HDL 程序设计教程》9
    《Verilog HDL 程序设计教程》9-"Verilog HDL Design Guide" 9
    2022-04-11 23:01:46下载
    积分:1
  • hdmi_demo
    hdmi 视频编解码输入输出模块,verilog实现(hdmi encoder and decoder in verilog.)
    2020-07-28 17:08:41下载
    积分:1
  • 并串转换
    利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。
    2023-06-03 10:20:03下载
    积分:1
  • 696516资源总数
  • 106481会员总数
  • 12今日下载