登录
首页 » VHDL » 根据音乐发生的机理,将复杂可编程逻辑器件作为发生音乐的核心器件,用高速集成电路硬件描述语言编程描述发生的音乐乐谱,配合周边硬件电路,由电声转换发声器接收信号,从...

根据音乐发生的机理,将复杂可编程逻辑器件作为发生音乐的核心器件,用高速集成电路硬件描述语言编程描述发生的音乐乐谱,配合周边硬件电路,由电声转换发声器接收信号,从...

于 2023-06-27 发布 文件大小:189.22 kB
0 162
下载积分: 2 下载次数: 1

代码说明:

根据音乐发生的机理,将复杂可编程逻辑器件作为发生音乐的核心器件,用高速集成电路硬件描述语言编程描述发生的音乐乐谱,配合周边硬件电路,由电声转换发声器接收信号,从而发出音乐声,实验表明,采用该方法设计的音乐发生器成本低、修改方便-Music took place in accordance with the mechanism of complex programmable logic device, as occurred in the core of music devices, with high-speed integrated circuit hardware description language to describe the occurrence of music notation, with the peripheral hardware circuits, electro-acoustic conversion by the audible signal device to receive signals, which issued music, experiments show that this method of music generator design and low cost, easy to amend

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 用VHDL语言编写的代码,以供大家学习和交流,方便大家学习!...
    用VHDL语言编写的代码,以供大家学习和交流,方便大家学习!-prepared using VHDL code for all to study and exchange to facilitate learning!
    2022-02-04 03:08:53下载
    积分:1
  • can-lite-vhdl-master
    说明:  CAN VHDL Code. Behavioral implementation of CAN bus interface.
    2021-01-19 21:48:41下载
    积分:1
  • NTR2120
    超低速的光纤一体发接收发送器,同于以前的光纤一体化接头都只适用于2M以上的通讯,如需将232等低速信号用光纤传输出,需要加复杂的调制解调电路,网动光电新生产的这款光纤头主要针对低速信号,可以传送DC-500KPS的信号,极大地简化了硬件设计.(Ultra-low-fat whole-speed fiber-optic transmitter receiver with fiber-optic integration in the previous joint only applies to more than 2M communications, etc. For the 232 low-speed optical fiber transmission of signals, the need to increase the complexity of the modulation and demodulation circuit, the net move Photoelectric new production of this first major response to low-speed fiber-optic signal, DC-500KPS can send the signal, greatly simplifying the hardware design.)
    2008-06-27 11:48:58下载
    积分:1
  • MIPS_LANG
    verilog实现misp架构,并且支持modelsim仿真(Verilog implements MISP architecture and supports Modelsim simulation)
    2020-06-18 04:40:02下载
    积分:1
  • 可在FPGA上运行的8051 IP core,是学习FPGA及SPOC的好资料。
    可在FPGA上运行的8051 IP core,是学习FPGA及SPOC的好资料。-FPGA can be run on 8051 IP core, is to learn from FPGA and SPOC good information.
    2022-03-26 18:10:19下载
    积分:1
  • Using VHDL programming asynchronous FIFO procedure can be run by the debugger
    使用VHDL编程的异步FIFO程序 经调试可运行-Using VHDL programming asynchronous FIFO procedure can be run by the debugger
    2022-03-23 14:37:37下载
    积分:1
  • VER_I2C_EEPROM
    EEPROM 的verilog仿真模型(cat24cxx系列)(verilog simulition Model of EEPROM,include cat24cxx)
    2016-10-15 11:37:50下载
    积分:1
  • VHDL language used to achieve 8
    用VHDL语言实现8-3线编码器,16-4线编码器-VHDL language used to achieve 8-3 line encoder ,16-4-wire encoder
    2023-08-20 10:35:02下载
    积分:1
  • 采用VHDL编写的一个简单的UART
    采用VHDL编写的一个简单的UART-using VHDL prepared a simple UART
    2022-03-05 06:29:41下载
    积分:1
  • This is a realization of I2C interface VHDL module, I2C protocol to achieve
    这是一个I2C接口的VHDL实现模块,实现I2C协议-This is a realization of I2C interface VHDL module, I2C protocol to achieve
    2023-08-26 08:25:03下载
    积分:1
  • 696516资源总数
  • 106571会员总数
  • 2今日下载