登录
首页 » VHDL » 根据音乐发生的机理,将复杂可编程逻辑器件作为发生音乐的核心器件,用高速集成电路硬件描述语言编程描述发生的音乐乐谱,配合周边硬件电路,由电声转换发声器接收信号,从...

根据音乐发生的机理,将复杂可编程逻辑器件作为发生音乐的核心器件,用高速集成电路硬件描述语言编程描述发生的音乐乐谱,配合周边硬件电路,由电声转换发声器接收信号,从...

于 2023-06-27 发布 文件大小:189.22 kB
0 125
下载积分: 2 下载次数: 1

代码说明:

根据音乐发生的机理,将复杂可编程逻辑器件作为发生音乐的核心器件,用高速集成电路硬件描述语言编程描述发生的音乐乐谱,配合周边硬件电路,由电声转换发声器接收信号,从而发出音乐声,实验表明,采用该方法设计的音乐发生器成本低、修改方便-Music took place in accordance with the mechanism of complex programmable logic device, as occurred in the core of music devices, with high-speed integrated circuit hardware description language to describe the occurrence of music notation, with the peripheral hardware circuits, electro-acoustic conversion by the audible signal device to receive signals, which issued music, experiments show that this method of music generator design and low cost, easy to amend

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • raised-cosine-filter
    代码实现了一个根升余弦成型滤波器,2PAM信号通过此成型滤波器,并且匹配接收,画出了发送和接收波形,验证了代码的正确性。(The code designs a root raised cosine filter,2PAM signal transmitted through the filter and matched using the same filter, I plot the transmitted signal and received signal to verify the correctness of the code.)
    2012-11-09 21:59:53下载
    积分:1
  • ZBT SRAM controller reference design for Xilinx VHDL source code
    ZBT SRAM控制器参考设计,xilinx提供的VHDL源代码-ZBT SRAM controller reference design for Xilinx VHDL source code
    2023-02-16 08:00:04下载
    积分:1
  • fpga串口的接收程序
    fpga串口的接收程序基于verilog语言拿走不用谢。(The receiving program of FPGA serial port is based on Verilog language.)
    2020-06-18 03:20:02下载
    积分:1
  • VHDL实现的8位乘法器,所有仿真全部通过
    VHDL实现的8位乘法器,所有仿真全部通过-VHDL to achieve 8-bit multiplier
    2022-01-24 12:51:20下载
    积分:1
  • AXI4_Sim
    说明:  实现AXI,AXI-Lite乒乓地址的传输,AXI,AXI-Lite已经封装成内核,可直接修改后使用(Realize the transmission of table tennis address of Axi and Axi Lite. Axi and Axi Lite have been encapsulated into a kernel, which can be directly modified and used)
    2020-05-31 15:20:16下载
    积分:1
  • uart
    实现与电脑端串行数据发送与接收,波特率为9600(Realize serial data sending and receiving with the computer terminal)
    2017-10-04 01:30:01下载
    积分:1
  • decode_64_66
    自编的64B/66B解码程序,做毕业设计的时候写的。(The decoding process 64B/66B , written when i am in the school。)
    2020-10-16 10:07:29下载
    积分:1
  • Modulator70
    个人参与的某国家工程并行排序MATLAB程序,用于FPGA的RTLAB仿真,使用Simulink工具生成HDL代码。测试可用。(Individuals involved in sort of a national engineering parallel MATLAB programs for the FPGA RTLAB simulation, using the Simulink tool to generate HDL code. Test available.)
    2011-07-29 15:16:30下载
    积分:1
  • xilinx_edk_9.2_crack
    xilinx edk 9.2 破解器/注册机(xilinx edk 9.2 crack)
    2021-03-29 15:09:10下载
    积分:1
  • the-verilog-code-of-can-usb-i2c
    CAN总线,I2C,USB等的FPGA实现源码(CAN bus, I2C, USB, etc. FPGA implementation source)
    2012-12-15 01:25:33下载
    积分:1
  • 696518资源总数
  • 105547会员总数
  • 4今日下载