登录
首页 » VHDL » 内容1:哈尔滨工程大学信息与通信工程学院的课件

内容1:哈尔滨工程大学信息与通信工程学院的课件

于 2023-08-22 发布 文件大小:1.35 MB
0 97
下载积分: 2 下载次数: 2

代码说明:

内容1:哈尔滨工程大学信息与通信工程学院的课件-适合初学VHDL语言的人。内容2:VHDL语言详解的讲义。-1: Harbin Engineering University College of Information and Communication Engineering of software- suitable for novice VHDL language. Content 2: VHDL language of the notes explain.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • A comparison reference value has sram IP core, on the SOPC interested people hav...
    一个比较有参考价值的sram IP核,对SOPC感兴趣的人士有一定的指导意义!该程序是采用avalon总线,可以直接内嵌进SOPC Builder。-A comparison reference value has sram IP core, on the SOPC interested people have a certain guide! The procedure is used avalon bus, can be directly embedded into the SOPC Builder.
    2022-05-18 11:22:45下载
    积分:1
  • HDMI_FPGA
    该源码可基于FPGA设置多分辨率的HDMI显示,且其包含了完整的时序和端口、地址映射,可以很方便的将其移植(The source code can be set based on FPGA multi-resolution HDMI display, and it includes a complete timing and port, address mapping, it can be easily transplanted)
    2020-12-17 11:09:12下载
    积分:1
  • turbo_encode
    turbo码的编码程序,verilog HDL,在ISE环境中(turbo code encoding process)
    2014-03-29 15:09:58下载
    积分:1
  • cfg9230
    ad9230的配置程序,差分输入输出,verilog(ad9230 configuration program, verilog)
    2021-03-18 19:09:19下载
    积分:1
  • 这是一个LCD驱动的VHDL代码
    this a LCD Driver VHDL code -this is a LCD Driver VHDL code
    2022-03-17 09:49:14下载
    积分:1
  • 实例
    说明:  FPGA 学习实例 动态时钟、面积、速度优化相关代码(Codes related to dynamic clock, area and speed optimization for learning examples of FPGA)
    2020-06-22 22:40:02下载
    积分:1
  • 基于Verilog代码简单
    simple code based on verilog shifter , cla ,clg , ALU ,PC, decoder , tb_top
    2022-02-26 06:52:19下载
    积分:1
  • cordic_verilog
    cordic算法的verilog 语言实现,注释详细,资料齐全,实现了cordic算法的各个功能,可以计算正余弦(cordic algorithm verilog language, detailed notes, and complete information)
    2020-06-29 16:20:02下载
    积分:1
  • VHDL 2008 A reference book on VHDL
    VHDL 2008 A reference book on VHDL-VHDL 2008 A reference book on VHDL
    2022-02-07 15:24:00下载
    积分:1
  • dds(1)
    基于DDS的信号发生器设计。DDS,FPGA,Verilog。(Design of signal generator based on DDS.DDS,FPGA,Verilog.)
    2017-07-11 16:36:38下载
    积分:1
  • 696518资源总数
  • 106164会员总数
  • 18今日下载